Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I don't think so. The DMEXCL and POBLK areas are shown below. My biggest confusion is that sometimes the utility filled the area in red circle in flat mode, but it never fill any other area. There's lots of open space above the red circle and the utility just ignored it.
Hi everyone,
I'm having troubles with the dummy insertion in Calibre. The insertion only filled some area no matter how big the fill window I set to. For example, the generated dummy only fits the rectangular region if the origin of the dummy is set to (0,0). Calibre's DRC is set to hierarchy...
The "C" stands for core. According to the databook, the A variant is for IO voltage (3.3V) and AC is for core voltage (1.8V). After reading the documents, I think I'll use the AC variant for VDD/VSS, and place power-cut cells to isolate the 3V pins.
Hello everyone,
I'm designing the IO ring with TSMC 0.18um PDK. In my design, the majority of the FETs are 1.8V. But there are some 3V FETs that need 3V for gate (they still use 1.8V for Vds). The 0.18um PDK has two pads: PVDD3A and PVDD3AC. Which one should I use for VDD? My understanding is...
I have about 60k nets to be routed and I'm using auto route in Layout GXL. The PDK has 6 metal layers and so far metal 1 to 3 are 60% occupied. So the free space starts on metal 4. Worth to mention that I'm using a shared server without GPU. It has AMD 3970x. It's not that bad, although I'm only...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
