Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am getting below warnings while doing "check_design" in nanotime. Can someone help me in resolving these? Its passing match_topology and check_topology stages successfully.
Warning: Because transistor xXXXM_I3_NETTRAN_3.main is a parallel transistor, delay arcs and timing checks based on...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
