Continue to Site

Recent content by ralph_verilog

  1. R

    [Moved]Verilog issue with output even though condition is met(dice game)

    Design: module dice_game( input wire clk, input wire roll, output reg [2:0] die1, output reg [2:0] die2, output reg win ); always @(posedge clk) begin if (roll) begin die1 <= $urandom_range(1, 6); die2 <=...
See more

Part and Inventory Search

Back
Top