Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Area that compiled in the bottom_up strateges is diffrent from in top_down strateges,the area has been reduced a lot.After combinationed to the top_level compile,the area compiled in block level is been changed and reduced.
Sum of block_level areas is equal to the area compiled in the top_down...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
