Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Common challenges are:
1. LOD
2. WPE
3. DFM
4. Diffusion proximity effects
5. Optical proximity correction related rules
6. DIBL
7. Hot electron effect
etc..
For each topic you will get materials if you search in Google.
Let me know if you need any help with searching.
Regards,
Venky
The resistor is required to discharge the capacitor.
Though you will not find much about your question, following may help with integrator and low pass filters.
https://www.edaboard.com/threads/132921/
Regards,
Venky
The action depends on design!
What exactly do you mean by eff?
Find out what in layout capacitance is affecting the performance. This may be some particular node having more capacitance or between two nodes there is large cap, which circuit is not able to drive.
In such cases, either route such...
Digital signals are two levels of voltages. Where as to transmit through antenna, you need something which is continuously changing.
Look for a book with antenna theory basics. You will get answer for your question.
Tape out is procedure to send for fabrication. This is very costly for an individual to go for. Check if your College has some tie-up with umc fab. Then talk to your prof and get some silicon area booked in the next test chip.
There is a 2 weeks training program by ekLakshya VLSI R&D Centre, Hubli starting on Jan 3rd, 2011.
Let me know if you are interested.
Curriculum : Basics of RLCVI -- expectation of core companies
Regards,
Venky
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.