Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I am experimenting with capturing bursts from my mobile phone on uplink.
What I basically did is that I followed this paper where a concept of GSM passive receiver is described in this
document link.
In one sentence, the described concept is to locate start of normal burst by correlating...
In my experience such strange kind of problems (in simulation works, implemented design does not) were some times related to tools optimizations. In such strange cases I usually check implemented design (Open Implemented design) and check where nets and primitives of related logic are.
p.s.
I...
For the peripherals (UART, SPI, I2C, CAN, USB, ...) that are part of Zynq micro-controller (part of PS) you can select if peripherals pins are MIO or EMIO. MIO pins are predefined, you can pick pins from predefined sets of possible pin connections for the particular PS peripheral. If you run...
ZYNQ is SoC (system on chip). Aside PL (FPGA fabric) there is also uController (CPU and some peripherals). Among those uController peripherals there are 2x I2C (master or slave) controllers ready to use. You don't need to do any FPGA time constraint for uController peripherals, you just connect...
There is open source project to interface Rasberry Pi camera module to Xilinx ZYNQ PL. There you could find some starting points for how to interface camera module to get picture frames into FPGA. Search also in forums for how to interface MIPI camera module (Rasberry Pi camera is MIPI CSI-2) to...
Discrete WT tree structure suits very well to digital computation. Signal or video (ADC count row or pixel color row) doesn't matter. Once you have DWT coefficients you decide which way to compress (Run Length, ...).
Hi,
I came across this **broken link removed** technology info (or Google for Tabula Spacetime routing). On link there is a nice video presentation explaining this new technology benefits.
I am working with HDL (Xilinx chips and tools) long enough, to learn that the major challenge of writing...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.