Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
this code i tried to covert your 65nm pmos code into 65nm nmos code.Kindly check this suggest modifications in this
now the query is i want to simulate the 2 mos devices
1 in which Tio2 as dielectric instead SiO2 and
2.TiO2 as dielectric and instead poly gate i have to use metal gate
both...
Thank you very much for your help but i have already seen those examples
but its of no use for me
If i give you the code of silvaco structures which i have developed (by using your other posts such as 65 nm pmos n all),if you troubleshoot then i will be grateful to you
I am waiting for your...
Hello
i need your help regarding simulation using Silvaco
i have read your other posts please help me in followoing problems
i am simulating a 50 nm mos using tio2 as a high k dielectric can u please guide me where ill get the example
mos structure having gate length in nanometers can b simulated in cogenda or not?
moreover when i simulate the mos structure having different gate material other than sio2 as dilelectric;gate current shows zero ideal value whereas literature says magnitude of gate current though very very...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
