Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for your response.
Is below scenario possible?
Let say clock frequency is different in two modes, derates in this two modes will be different. Based on differences in derates cell delay may vary in two SDFs.
How does clock speed affect cell delays in SDF? On silicon, cell delay will depend only on the PVT corner, right?
How can two different modes(let say case analysis doesnt affect power) with different frequencies have different cell delays?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
