Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You are using an out of date browser. It may not display this or other websites correctly. You should upgrade or use an alternative browser.
muffassir
I am a MTech 2nd part student.
My project is Neuromorphic circuits design using CADENCE.
I will be designing Neurons and WTA network of Artificial Neural Networks in Cadence(Analog Design).
The power will be minimized using subthreshold Floating Gate MOS and other things using CADENCE.
Somebody out there reacted positively to one of your messages. Keep posting like that for more!
5
Keeps coming back
30 messages posted. You must like it here!
1
First message
Post a message somewhere on the site to receive this.
Part and Inventory Search
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
