Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by mhmert

  1. M

    [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

    I got it solved. I had my offset incorrect. By default it was set to zero in the settings but in my VHDL I could never get it at zero, so in the settings I changed it into 3 and I matched it to 3 in VHDL as well. Now it is correct. Thanks for your help setting this up!
  2. M

    [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

    I feel sorry that I keep asking, but as for now this is my only method and I hope you'll be willing to help. I don't think I'm that far off but now I'm wondering then what might be causing the wrong results. I've included three screenshots in which I show my fft ip core setup and also my VHDL...
  3. M

    [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

    Clear, thanks! I got stuff working. I do, however, have a few things I'm not quite sure about atm. I'm using (for testing purposes) 8 point FFT, version 7.1, unscaled and 10 bit input. when having the MSB at 1, it means the FFT Takes it as signed -> negative so I think I'll have to pad the...
  4. M

    [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

    Thanks, got me started! What I am wondering; I'm using fixed_pkg to have fractional numbers like 1.5 and 2.34. How can I use that in the ip core? In the fixed pkg I use sfixed(18, -12) leaving a sort of vector(?) with a 31 bit length. Should I transform the sfixed to an std_logic_vector and...
  5. M

    [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

    Hi, could you help me out a bit here. I'm using ISE up till now because my device is a nexys 2. For your suggestion, would I need vivado or can I still use ISE? Since nexys2 is not supported in vivado. If I can use ISE, could you give me a little pointer in how to apply ip in my solution? Not...
  6. M

    [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

    Couldn't agree more, although it was useful for me to learn how that actually works in a practical manner. But I'd love to use "ip" although I'm not sure what it actually means? But if I would, would they work with the method I'm using for complex numbers, and 256 of them? would you have a link...
  7. M

    [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

    Hi! I'm a student which not much real-life experience in VHDL and FPGA programming but I do have some basic knowledge (I think). Anyhow, I would like to learn by asking this question. I have an FPGA to take samples from an 10 bit ADC, so I take a 10 bit sample every t time. Those samples are...
See more

Part and Inventory Search

Back
Top