Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Maybe few nanoseconds bout 10ns resolution.
I did model the tapped delay line using Schematics, I expected the waveform to show that each flip flop output logic one at different times because I added buffers to delay each input from the buffer to the flip flop, but it seems all flip flop are...
Hi
I am simulating a time to digital converter using Verilog in Quartus. It consists of both coarse and fine measurement. I have already simulated counter using structural modelling.
Please help me with a code to simulate a tapped delay line like in the picture. The buffers must have a delay...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
