Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It really makes me crazy. I compared two projects. The databases are all different, including VDI, DCP, and PD (I don't know what they mean), but the BIN is the same.
The bit file is different at one location. I tried to use the same name or a different name on the coe file but the result didn't change. I tried "Re-customize IP", "Re-Generate Output Products" and "Reset Output Product" but didn't change.
My question is why the bit files didn't change when I changed the coe files. I thought that was because I was using RAM not ROM. However, Barry told me RAM and ROM should both keep the initial coe files in the bit files. Thanks
YES. I enabled the "loaded the initial files". I did change the size of the RAM and changed the coe file. But the bit files didn't change. Any idea? Thanks.
1710187779
Sorry. I was wrong. The bit files did change but the bin files are the same. However, the bit files only change one...
Hello,
I am using a RAM ip in XLINUX FPGA. When I change the context of the COE file in the RAM, I found the bit file didn't change.
I am wondering what's the difference between RAM and ROM with a coe files?
I am guessing if I am using a ROM ip with a coe file, the bit file will be...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
