Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I am a beginner in DFT. I am new to Testkompress tool of Mentor Graphics.
I have a sample testproc file. Below is the file which I am referring to.
Can anyone explain how "timeplate" is merged with the various "procedures" and how is it executed by the tool?
Please explain anyone...
Hi,
I am trying to simulate the vectors in general purpose simulation method.
I have a querry while giving the manual input vector file.
I gave input vector file as the vectors generated by the "create_logic_tests" command in ET. The vector files generated was in verilog format.
During general...
Hi,
I am new to pattern simulation. I have inserted the scan chain for a design with RTL compiler and generated patterns through Encounter test.
Now that I have generated the patterns, I am validating through ncsim and viewing the waveforms through simvision.
Since I am working on a small...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
