Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have an option to choose between Verilog and VHDL to implement logic gates for now. I have checked around, but do not understand what people mean by saying that VDHL is verbose and Verilog is not. I had also read that VHDL is "very deterministic" and Verilog is "only deterministic if you...
sry im very new to this. i could'nt find the pdk for a finfet from the link u provided. any link to a pdf or other doc that states parameter values like fin height, length of gate etc. would be much appreciated. (ive been trying for days, without any success :/)
I need a FinFET model to perform my simulations on, in ADS. I tried importing the 7nm PTM_MG (LSTP NMOS) into ADS. However, I get a warning stating that level 72 (which is the level specified in the .pm file for nmos) is invalid and hence ignores the line. I am a new user to both ADS and HSPICE...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
