Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, I have a question, I am a newbie in using the design compiler. But I'm not sure if there is any way in .tcl scripts to optimize power circuits that don't use a clock, for example, an arithmetic circuit, a Ripple Carry Adder that only responds to its A and B inputs to give S as output. In...
hi, i have some problems with a testbench when it reads a file with $readmemb("memA.dat",memA). I'm using VCS. It gives me a warning:
[warning] illegal entry found at file memA.dat line 1 while executing $readmem. please ensure that the file has proper entries. The entry is binary...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
