Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Help me to resolve this error . im not getting what does this error mean
Error 4 -- Clearance Violation between:
* Attribute at (1530.0,2231.0) mils [Top Silk layer]
* Text=OUTPUT_PROBE
* Pad GND-1 at (1600.0,2400.0) mils [Top layer]
* Calculated Clearance: 8.8mil.
* Rule...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
