Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am trying to design a Flip-Flop. I am using Cadence Virtuoso. I am trying to get the setup time of the circuit by checking the point where the c-q delay increases by 20%. Can you help me with varying the position of rising edge of data with respect to the clock. I also think that I...
Hi,
I am trying to design a Flip-Flop. I am using Cadence Virtuoso. I am trying to get the setup time of the circuit by checking the point where the c-q delay increases by 20%. Can you help me with varying the position of rising edge of data with respect to the clock. I also think that I might...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
