Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I am having trouble understanding your question. Yes, like you said, first, the process engineers plan on what they want, then they can use a number of tools to try to simulate and predict how the process is going to be. After that they produce a test chip that is measured for each corner...
There are other issues with dynamic flops and there are other similar designs. The main one is they eventually loose the data. So you need to constantly refresh or change the value.
So the standard flop is easy to use, well understood, you can stop the clock and it will hold the data as long as...
Process information is usually guarded secret, so do not expect TSMC (or any other fab) to release that information so easy, and if they find someone giving it out they will sue to get it taken down. The best way is to ask them. If you are a student or a professor, your university might already...
That I know there is no predefined way to get the smallest delay. You give the constraints and the tool will run until it matches all constraints or gives up. Then it stops. If the constraints are too easy it will finish quick. So, it will probably be keep on tighting it until it fails.
I...
Have you tried to increase the font size? After that it should just be scale the window. SimVision used to do that via the old Xdefaults system.
You need to copy the Xdefaults that came with Cadence into your .simvision directory, find the font and increase the size. The link below shows this...
That's odd. You usually write out the format in verilog via a command like:
write_netlist > output.v
It should be there in the directory you invoked Genus from. Did this fail? Was there an error? Or did you try writing it in some other format?
You can try replaying the command file to see the...
If you think of it, the conditions of setup and hold are not quite the same. The hold is done with best case timing, setup with worst case timings. So we could think of a situation where data between two flops can take a very short path, where it sees only one OR gate and data through a very...
I work as a contractor and I work for a company that offers contracting services. Then you go as a group. It makes it easier to find clients and also makes it easier to bounce off ideas when you have whom to ask.It also is very helpful to have a lot of experience, as a company that contracts...
You don't need the extra create_generated_clock command at the output. The rule is clock paths end at a flop. They will go through other things though.
When you do create_generated_clock and add it to the output of a flop, you create a new clock on that pin. So, when you enter those three...
I am not sure what you are asking for. What you did looks fine.
The important is to specify the constraints coming out of each flop. Now, the clocks will all be passed through the MUXes at the same time, so Tosch will see three clocks comming out. The logically_exclusive keeps the tool from...
There are multiple ways to deal with that
Some people just write multiple SDC files. Others prefer to write the SDC from one tool, like genus or dc, and then load it in the next tool like Innovus or ICC
Another way is to use filters to catch the pin
Example instead of using get_pins...
The structure is basically flatened by the tool. So, let's say yoyu create the struct:
typedef struct packed { .... } struct_t;
then you create the variables
struct_t a, b, c;
Internally the tool will flatten it and create the members individually. In Genus it uses an array like name. This...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
