Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
I have an ADC connected to an output PAD, and I'm facing a challenge regarding its input resistance. The ADC specification states that it cannot accommodate any input resistance greater than 50 Ohms. However, the secondary ESD (Electrostatic Discharge) protection requires a...
Thank you, dick_freebird, for sharing your opinion.
However, I am still seeking ideas on designing a switch that effectively protect ADC from a 5V input. If anyone has any suggestions or insights, I would greatly appreciate your input.
Best Regards,
Fred
Thanks FvM and Klaus for your feedback.
Hi FvM,
Yes, my question is related to IC design.
Do you have any idea to design a transmission gate that can protect 5V input? As my investigation, only NMOS-gate can protect 5V, while PMOS cannot. However, only using NMOS will limit the input voltage...
Hello everyone,
I have a question that I would like to share with you:
I am currently working on a project where I want to share the input PAD of an ADC with the GPIO's PAD. The main purpose behind this is to save costs. The GPIO PAD supports 5V tolerance, while the ADC only allows a maximum...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
