Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You need to use the specctra converter. I believe you will be able to find the exe in Pads install directory. If I remember correctly it is called pcb to sp or something like that.
Regards,
eda
I am looking for a Designer that has several years experience using Expedition layout tools. Preferably a PCB manager. This would be a fulltime position in Los Angeles California.
PM me if interested.
Regards,
Eda
I am looking for a source for an LCD screen that would carry 1 inch X 1 inch see through screens. It would also be nice to get a source for pic micros that would drive it.
Thanks
Eda
I believe your problem is that you are calling out negative planes in your gerber generation. If you are using pours this will not work. You will have to set your gerbers to split mixed.
Regards,
Eda
Its been awhile since I worked with Pads but I think there is a minimum visibility setting that will truncate any trace that is larger than setting. by changing the setting to lesser than your smallest trace width you should be ok.
eda
All,
I am looking for a PCB layout checklist to use for signoff of each task from schematic entry, placement, mechanical, routing, drc, fabrication, assembly, etc..
It does not have a to be perfect but just something to use as reference or starting point.
Any information on where to obtain...
How you configure stitching vias depends on what you want to achieve.
1. If adding vias is itended for increased current capacity then you can use a larger diameter drill and fewer vias. In this case, I would always calculate exactly how many vias I will need to carry current. An easy way to...
These could very well be big issues now and later.
Item 3. I think would be your biggest concern. It is saying that a net GND_POWER is a single pin net. I am wondering if this is supposed to be connected to GND?
You will want to double check all of the warnings. In Orcad there is a matrix in...
If I understand this correctly all you would have to do in this case is apply manufacturer model to Hyperlynx part.
One thing you would need to do for Hyp to see this new model is add ibis model file location to libraray index, you would also have to update index's.
Eda
ikki,
If you are tying pwr gnd to a plane you should not auto route them. However, what you should try and do is:
1 fan out the pwr gnd nets first
2. disable routing of pwr gnd
3. route remaining signals.
this should give you more expected results.
Eda
VP,
In this proto are you sending this out to a fabrication house? If so, you can simply ommit the mask layers. Also, you should add a note in fabrication drawing that no solder mask is to be applied.
Regards,
Eda
Crevars,
Here is an app note from polar in regards to edge coupling diff pair.
Characteristic impedance, copper thickness and edge coupled lines
Regards,
eda
Take a look at your rules. It sounds like you do not have all routing layers enabled for via.
It has been awhile since I have used Pads so it is a bit fuzzy on the particulars.
regards,
eda
Re: RF Trace width
What is changing between having a thin trace and a very wide trace is inductance vs capacitance. The wider and closer a trace is to a reference plane the larger the capacitance will be. There is a lot to know about this (more than simply I vs C) so I would suggest doing...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
