Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you so much. the leakage current is higher in the short channel process. what are ways to reduce the static leakage? as per the IRTS process from 90 to 40 the power dissipation is getting low but the leakage current keeps on increasing.
Hi every one
I need some materials based on low-power digital design in the nm technology process of CMOS ex(below 90 to 40 nm. below kindly provide material based on low-power design. I really appreciate any help you can provide.
thank you in advance
With regrads
srikanth
I want to generate the two-phase non-overlapping clock signal to design my chip. So I have searched a lot of circuits. But while comes to parameters and constraints like, skew rising edge and falling edge. So can anyone suggest to me some e-books, pdf, and url based on the non-overlapping clock...
I am designing the 8 Bit Carry lookahead adder using dynamic circuits which work in GHz. I have done all the 45 corners (pre-sim) files but out of 45, 40 corners have good wave form and functionality correct . But my circuit should be fast . The remaining 5 processes are (SF, FF(0.8), FF(0.72)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
