Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have the following circuit situation:
pin (input) ---gate0 --- |--- gate1 ----- regular net here
|--- gate2 ----- clock net here.
A pin is used as both a clock and as a regular data signal. The pin drives into gate0 which then drives into gate1 and gate2...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
