Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a signal A and I would like to set constraint to the output (DO) check such that, for example, if in the symbolic cycle 1, A = 1, then I want to ignore output check for symbolic cycle 2 & symbolic 3, and only check the output at symbolic 4, else if in the symbolic cycle 1, A = 0 AND in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
