Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi @sidun.av thank you very much for your help and sorry I didn't get back sooner. I did as you instruct and analyzed the cell and found out the solution. I was so excited that I finally cleared my LVS report that I forgot to get back to this post. Hahahaha
So the solution was as simple as...
Can anybody help out a beginner here? I keep having this discrepancy error in my lvs report talking about these missing ports. Upon looking at different forums, it always says that I have to use a specific type of metal layer. So, I made sure that the nets have M1 pin layer similar with its...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
