Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1more question:
i have op37 with +-15V supply
so output swing would be +-14V or a bit more...
but according to output i have +19 and -10V
what's happend here?
maybe, i have different voltage across zener's (9.2 ~ 9.7)
but circuit have 1% resistor's.
however i expected after capacitor i have centered GND and but not with an offset.
i'll try decrease zener resistor (R1).
i'v been decreased R4 to 30K, so gain reduced to 30 and now feedback current is enough.
but i have output offset -2.6 ~ 6V.
And of course, when the input has an offset, the output will also have an offset too.
input and output signal of first stage:
now what?
thank's in advance🥹
i'm now understand. thank's
D2 is 9.4V Zener So by removing C4 input offset Would be 9.4V
i'll change R4 Value and Measure Value's..
@D.A.(Tony)Stewart
l Measure value and inform theme
thank's so much🙂
I received the circuit today.In the reviews,
I saw that there is an offset at the displayed point.
What causes the offset at this point?
(capacitor's is MKT)
and even after c1 i have offset :(
Does the capacitor not eliminate DC?
hi.
i have this circuit with op37 op-amp, and repeated three time.
but at output i have different offset according to pictures:
every thig is same and resistor's are 1%.
even in the output i have mkt cap.
what can cause such behavier in this circuit?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.