Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Clocking Blocks are used to Synchronize signals to Active edge of Clock. and helps to achive timing synchronization between DUT and Testbench.
Q) Other than this is there any main usage of Clocking Blocks ? if there please specify?
-- OR gate
-- two descriptions provided
library ieee;
use ieee.std_logic_1164.all;
entity OR_ent is
port( x: in std_logic;
y: in std_logic;
F: out std_logic
);
end OR_ent;
architecture OR_arch of OR_ent is
begin
process(x, y)
begin
-- compare to truth table
if...
You can simply use Design Rule Check for getting information Regarding nets & all
You can go to Tools>Design Rule check> Run design Rule Check.
or You can refer Board information avilable reports.for this you can go to Reports>Board Information>Report>All on >Report
Re: pcb manufacturing files
What u r Posted is great.But i want some more explanation Regarding Below Lines (If possible Give me the examples)
These are also files generated from CAD Tool but for different usage
- Top & Bottom Solder Paste (for PCB Stencil)
- CPL (Component Placement Location...
Now i am working on the USART ,so i want to learn about the important points which will be helpful during working on USART if anyone has any information regarding USART forward to me.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
