Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am working with C432 benchmark circuits. I am trying to write Verilog code to store fault free outputs of the circuit for 2^36 input test vectors in a ROM. It is taking more than 3 days to write all the address. Can you please guide me whether my approach is correct or not. If not, can you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
