Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
In my timing runs, I see that the phase shift appears as 0.5ns in the timing reports. But since the rest of the reports is in ps, I see a huge slack (WNS). How do I resolve this to make the tool take 500ps as the phase shift, thus correcting the slack no to where it should be ?
The clock...
Hi ,
what is the meaning of the following error :
ERROR: Another cell record encountered for cell .......
This is coming while trying to run calibredrv
Thanks,
Aditya
Hi,
In my design, all memories belong to one power domain. But since they are spread all over the block, how do I split the power domain to place it wherever the memories are present ?
Thanks,
Aditya
Hi,
I have 2 power domains in my design. The memories operate at one voltage and the std cell logic at another. I was asked to place only one voltage domain, the std cell logic one.
The sram one is not placed as such. BUt still I see proper power gnd connections to the pins of the memories...
Hi,
My question is - if the power domain is mentioned in the UPF, then why does a separate entity of type power domain (it can be queried by pressing Q or query) show up in the design, especially in Innovus ?
is it necessary to place this ?
Thanks,
Aditya
Hi,
In some library names, there is a voltage in the middle of the lib name, independent of the characterization voltage. What does this voltage signify ?
For eg :
TSMC 40nm LP 1.1 V LVT process.
Here what is 1.1 V ? This is not characterization voltage.
HI
I have not fully understood how a DDR interface works. If the data bits read a byte of data at the rising edge of the clock, how come the same bits see new data at the falling egde of the clock, because the data bits would be pointing to the same location in the memory for the full clock...
Thank you very much for your reply. Can you please elaborate on why keeping poly unidirectional and aligned will help in pushing the process technology further ?
What is the meaning of gridded ?
Hi All,
Can any one please let me know why in TSMC 7nm, all poly's are supposed to be in a straight line ?
Also what do different colored tracks and macro pins signify ? I have noticed that in my project there were yellow and red colored macro pins which had to sit below similar colored...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.