PLD, SPLD, GAL, CPLD, FPGA Design

Post thread
Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.
L
  • Locked
  • Question
verilog syntax error near "reg" execting a direction
Replies
3
Views
2K
FvM
A
  • Locked
  • Question
I2C in PS of Zynq without AXI
Replies
4
Views
2K
dpaul
  • Locked
  • Question
[SOLVED] Adding std_logic signals with unsigned signals
Replies
5
Views
2K
FvM
A
  • Locked
  • Question
multiple packed dimensions are not allowed in this mode of verilog
Replies
17
Views
5K
aditik19
A
J
  • Locked
  • Question
[SOLVED] FPGA based ATE (Automatic Test Equipment)
Replies
4
Views
1K
jenish
J
K
  • Locked
  • Solved
LPDDR4 RAM speed reduced by half when boards are separated
Replies
5
Views
2K
kakiitek
K
H
  • Locked
  • Question
Quartus 2 vhdl; Error: Node instance instantiates undefined entity.
Replies
16
Views
5K
oussbelkadi
O
T
  • Locked
  • Question
FPGA QUERY
Replies
3
Views
1K
dpaul
K
  • Locked
Fatal error VHDL
Replies
12
Views
2K
Akanimo
A
G
  • Locked
  • Question
CORDIC-ARCTAN
Replies
5
Views
2K
gary36
G
T
  • Locked
  • Question
zcu111 eval kit
Replies
2
Views
934
tech_pro
T
S
  • Locked
  • Question
TEST BENCH MODIFICATION HELP
Replies
3
Views
2K
dpaul
F
  • Locked
  • Solved
Multiple Driver Net Error
Replies
4
Views
2K
Freddy_
F
S
  • Locked
  • Question
[HELP] Looking for solution manual to Verilog Digital System Design by Navabi
Replies
0
Views
1K
seacow5487
S
S
  • Locked
  • Question
HELP ME WITH THIS ISSUE PLEASE. IT'S URGENT.
Replies
1
Views
981
barry
A
  • Locked
  • Question
Use interface signals as inout in systemverilog
Replies
0
Views
1K
antlhem
A
S
  • Locked
  • Question
My VHDL Code is giving unexpected value after simulating with Floating point IP cores
Replies
5
Views
2K
Soh_bhat
S
S
  • Locked
  • Solved
Floating point IP cores Latency problem
Replies
5
Views
2K
dpaul
E
  • Locked
  • Question
Difference between LPDDR4 single-rank and dual-rank with ECC interface
Replies
3
Views
3K
engr_joni_ee
E
A
  • Locked
  • Question
How to extract input/reg size in Verilog?
Replies
7
Views
3K
ads-ee
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…