PLD, SPLD, GAL, CPLD, FPGA Design

Post thread
Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.
Z
  • Question
I need some cheap Zynq FPGA Board.
Replies
2
Views
2K
aminpix
A
K
  • Question
small value FIR coefficients
Replies
4
Views
2K
kaz1
K
M
  • Question
How do I assign decimal values in verilog?
Replies
2
Views
3K
KlausST
B
  • Question
Port is not connected when using top module
Replies
3
Views
2K
Surah al Waqaih
S
M
  • Solved
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
Replies
6
Views
2K
Surah al Waqaih
S
R
  • Locked
  • Question
[SOLVED] VHDL code "skip" a line in write procedure
Replies
8
Views
3K
Surah al Waqaih
S
X
  • Question
VHDL Testbench (Weird output in the simulation)
Replies
18
Views
3K
Xenon02
X
M
  • Article
How to solve this issue of "No Hardware" in Quartus 13
Replies
10
Views
3K
FvM
F
  • Locked
  • Question
[SOLVED] Lattice FPGA: issue solved after re-flashing the same binary
Replies
7
Views
2K
flote21
F
S
  • Question
Actel a1020b
Replies
3
Views
1K
FvM
A
Direct connection of FPGA (spartan-6) to HDMI connector
Replies
3
Views
2K
D.A.(Tony)Stewart
A
  • Question
Aliexpress FPGAs are reliable?
Replies
7
Views
3K
ThisIsNotSam
T
S
  • Question
how to set global include in synplify, like vivado "set global include"
Replies
5
Views
2K
FvM
S
  • Question
PLL implementation through FPGA
Replies
6
Views
3K
sushl
S
K
  • Locked
  • Question
[SOLVED] SDRAM on CycloneV
Replies
3
Views
2K
ellahenderson2410
E
  • Question
Development FPGA board with Gowin chip
Replies
5
Views
2K
KlausST
A
Memory (DDR) for image processing FPGA board application
Replies
9
Views
3K
aminpix
A
G
  • Question
Watchdog timers and FPGA designs
Replies
3
Views
2K
FvM
N
  • Locked
  • Question
Launch Simulation Error in Vivado
Replies
1
Views
3K
dpaul
G
  • Locked
  • Question
FPGA timing, signaling between processes
Replies
6
Views
2K
gahelton
G
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…