ASIC Design Methodologies and Tools (Digital)

Post thread
ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions
K
  • Locked
  • Question
Why is My EDA Playground Testbench Exiting after just Two Nanoseconds?
Replies
1
Views
1K
FvM
K
  • Locked
  • Question
Trouble Instantiating a Module with a Parameter
Replies
2
Views
2K
kvn0smnsn
K
A
  • Locked
  • Question
[SOLVED] I am getting an error during post synthesis while running Cadence Innovus. Can anyone help me to resolve it?
Replies
13
Views
4K
Abhi.ranjan
A
M
  • Locked
  • Question
Stuck with low FSM transition coverage
Replies
5
Views
3K
dick_freebird
D
H
  • Locked
  • Question
1-bit synchronizer (CDC, metastability, 2 FF).
Replies
15
Views
4K
std_match
S
M
  • Locked
  • Question
Query regarding a verilog statement
Replies
6
Views
2K
Hjldioyitsi
H
V
  • Locked
  • Question
Asynchronous scan channels
Replies
0
Views
974
Varun124
V
S
  • Locked
  • Question
Liberate. prevector for bus.
Replies
0
Views
1K
slonmotion
S
P
  • Locked
  • Question
Electromigration in VLSI design
Replies
2
Views
3K
praveen1984
P
F
  • Locked
  • Question
specific constraint during synthesis
2
Replies
32
Views
7K
kaz1
K
U
  • Locked
  • Question
error dumping fsdb on gate simulation
Replies
0
Views
3K
unmay7
U
V
  • Locked
  • Question
Multiplication of two fractional numbers
Replies
15
Views
4K
KlausST
B
  • Locked
  • Question
Buffer sizing algorithm for CTS
Replies
0
Views
1K
buzzsaw
B
H
  • Locked
  • Question
AHB5: performing a burst transfer with HBURST=SINGLE and HTRANS=NONSEQ.
Replies
0
Views
1K
Hjldioyitsi
H
C
  • Locked
  • Question
Fuse usage
Replies
3
Views
2K
ThisIsNotSam
T
F
  • Locked
  • Question
[SOLVED] using a verilog keyword in rtl
Replies
7
Views
3K
danadakk
L
  • Locked
  • Question
ARITH_BITLEN rule of Lint (VLSI)
Replies
3
Views
2K
Lakshmi Manasa
L
C
  • Locked
  • Solved
TTL IO's in CMOS
Replies
1
Views
1K
dick_freebird
D
H
  • Locked
  • Question
DMA Controllers with two dedicated master interfaces & internal FIFOs.
Replies
2
Views
1K
Hjldioyitsi
H
X
  • Locked
  • Question
SRAM CONTROLLER
Replies
2
Views
2K
xIce
X
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…