ASIC Design Methodologies and Tools (Digital)

Post thread
ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions
J
  • Locked
Nighthawk2 - Synopsys Design Compiler synthesis tool
Replies
0
Views
2K
joe2moon
J
F
  • Locked
about the power consumption
Replies
0
Views
2K
flypig
F
S
  • Locked
Problem with VHDL synthesis for big systems with Leonardo
Replies
0
Views
2K
seuasic
S
E
  • Locked
SPICE power simulation
Replies
9
Views
13K
etherios
E
D
  • Locked
What is the different between the get2chip and dc?
Replies
0
Views
2K
Dongbei
D
C
  • Locked
Question about 2003.12 SCL 8.4.2
Replies
9
Views
3K
Dongbei
D
K
  • Locked
Dftadvisor problem: ERROR variable 382 redefine near line
Replies
2
Views
2K
Dongbei
D
V
  • Locked
MUSBHDRCS-USB 2.0 high speed controller software stack
Replies
1
Views
2K
Dongbei
D
D
  • Locked
who can give me some information about the PS3's CPU?
Replies
0
Views
2K
Dongbei
D
D
  • Locked
Searching Germs-like for microblaze
Replies
0
Views
1K
dreeke
D
D
  • Locked
generating .db files for design compiler
Replies
2
Views
4K
hgby2209
H
H
  • Locked
How do I get the dumpPLIB utility?
Replies
3
Views
2K
hgby2209
H
B
  • Locked
Conversion of RTL to spice
Replies
4
Views
4K
elone
E
H
  • Locked
In which format should I send my resume
Replies
1
Views
3K
roli
A
  • Locked
re:vhdl code for a digital phase frequency detector
Replies
4
Views
10K
drwho78
D
V
  • Locked
Getting started with MEMS
Replies
4
Views
3K
v_naren
V
M
  • Locked
How to use verilog to implement Alpha-blending architectur?
Replies
4
Views
3K
mitsubishi
M
D
  • Locked
"Pseudo color graphics card not detected", Why?
Replies
2
Views
3K
dd2001
D
P
  • Locked
Code for mux with comma char coding in VHDL/Verilog
Replies
3
Views
3K
always@smart
H
  • Locked
who has paper about verilog design example
Replies
2
Views
2K
llrry
L
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…