Analog Integrated Circuit (IC) Design, Layout and more

Post thread
Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.
S
  • Locked
where to find crystal oscillator equivalent parameters?
Replies
3
Views
2K
sergeyr77
S
R
  • Locked
How to decide metal rails (or Power rails) in I/Os architect
Replies
11
Views
4K
feel_on_on
F
E
  • Locked
can any one tell me whether hspice can simulate KT/C noise?
Replies
7
Views
3K
sunking
S
S
  • Locked
I/O Pads (with ESD) - how to do it
Replies
11
Views
3K
qutang
Q
H
  • Locked
low voltage design for help!
Replies
5
Views
2K
sunking
S
  • Locked
Mixed design SDF file generation
Replies
1
Views
2K
sunking
S
E
  • Locked
how can i get frequency response of switch capacitor?
Replies
2
Views
2K
sunking
S
C
  • Locked
ESD in PECL output buffer
Replies
1
Views
2K
abhishek.k
A
E
  • Locked
bulk contact for RFIC design
Replies
3
Views
2K
yibinhsieh
Y
G
  • Locked
A problem about the hspice
Replies
6
Views
2K
alanbrooke
A
Y
  • Locked
eye diagram in hspice
Replies
0
Views
2K
yli
Y
B
  • Locked
anyone doing current mode CCM DC/DC
Replies
0
Views
1K
bbqsky
B
W
  • Locked
Mentor Graphic SST Velocity static timing analysis needed ?
Replies
0
Views
2K
wls
W
S
  • Locked
Design Issue for C-2C Ladder Based DAC
Replies
5
Views
4K
simov
S
P
  • Locked
anyone doing burst mode VCO design?
Replies
0
Views
2K
plldesign
P
P
  • Locked
question about phase noise of ring oscillator
Replies
0
Views
2K
plldesign
P
N
  • Locked
Looking for clock recovery circuit for USB 2.0
Replies
4
Views
4K
uncle_urfi
U
W
  • Locked
Different results in Hspice and Spectre
Replies
17
Views
5K
uncle_urfi
U
T
  • Locked
how to measure the crossing point's time in hspice?
Replies
2
Views
3K
uncle_urfi
U
P
  • Locked
how to generate a frequency variable pulse signal in hspice
Replies
4
Views
5K
uncle_urfi
U
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…