Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Vivado] IP Packager PCIe4 Missing Interfaces

The problem:
In Vivado in the IP Packager when I was trying to make a custom component with mating interfaces to control PCIe4 IP Core, I couldn't do it because in the IP Packager PCIe4 control interfaces were missing, e.g.:
VLNV xilinx.com:display_pcie4: pcie4_cfg_mgmt_rtl:1.0
VLNV xilinx.com:display_pcie4: pcie4_cfg_pm_rtl:1.0

The only option left for me was to connect every signal in all interfaces one by one.
It would be very time consuming and I would lost the auto-propagation interfaces parameters feature, so I decided to find a workaround.

The following pictures visualise the problem:
20180524_1532_simple_interfaces_connection.png


20180524_1544_wrong_interface_in_IP_packager01.png


20180524_1546_wrong_interface_in_IP_packager02.png


20180524_1547_cant_find_pcie_cfg_pm_interface_in_IP_packager.png


20180524_1551_pcie_cfg_mgmt_interfaces_cannot_connect_together.png

The solution:
To make a workaround I have copied an “interfaces” folder from the PCIe4 IP Core Vivado installation folder to my project:
<path_to_the_Vivado_installation_folder>/Vivado/<version>/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces

I have made modifications to the interfaces as follows:
  • for “*_rtl.xml” files I have added some character, e.g. 'm', at the beginning of the “spirit:busType->spirit:library” parameter value;
  • for other xml files I have changed “spirit:library” value parameter accordingly by adding the same character e.g. 'm' at the beginning of the parameter value.
01_interfaces_modyfication.png


03_interfaces_modyfication.png


02_interfaces_modyfication_.png

Then I have added changed interfaces folder to my project by Settings->IP->Repository.
10_add_changed_interfaces.png


11_add_changed_interfaces.png
Now I can see and use all PCIe4 interfaces in the IP Packager!
12_add_changed_interfaces.png


14_add_changed_interfaces.png

Now the connection of the pcie interface is possible.
17_add_changed_interfaces.png


------------------------------------------------------
Is this blog entry helpful or does it need an improvement?
Please leave the comment below.

Comments

There are no comments to display.

Part and Inventory Search

Blog entry information

Author
niciki
Read time
1 min read
Views
1,464
Last update

Downloads

  • Solution_Example_IP_with_pcie4_interface.xpr.zip
    146.4 KB · Views: 754
  • Problem_Example_IP_with_pcie4_interface.xpr.zip
    135.6 KB · Views: 957

More entries in Xilinx Vivado Workarounds

More entries from niciki

Share this entry

Back
Top