Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm writing a cpu with verilog and now i'm on the synthesis stage. Vivado detected a combinational timming loop but I can not find how this loop occurs or how to eliminate it.
The message vivado gave me is as follows.
`[DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
