

Conversion of a serial (pipeline) RSD (1.5 bits/stage) output into a parallel two's complement presentation

