


(a)



(b)

The same FET ring loading circuit (Fig. 2) will be used in the isolator (Section III) and in the circulator (Section IV). Fig. 7 shows a photograph of this circuit's prototype, with its matching and biasing networks. The FET is a Renesas NE3210S01, which has been chosen for its low-noise performance and high maximal operation frequency (20 GHz). The device is connected in a common-source configuration. It is not biased for optimal amplification, as specified by the manufacturer, but for stable unity-gain unilaterality, slightly below the transistor's saturation region. Subsequently, a bias voltage of $V_{dd}=0.4$, corresponding to a drain current of $I_{dd}=30\text{mA}$, is applied to the drain of the FET through a narrow-width (0.2 mm) meander line with a chip inductor of 19 nH ensuring a flat gain response. Moreover, two resistors, of 68 and 100 Ω , are connected from the gate and the source to the ground, respectively, to both match the transistor to the ring microstrip line and maximize the dissipation in the attenuated direction [1], [25]. Finally, two bypass capacitors, of 1 pF and 1 nF are inserted in the bias drain line to ensure a stable broadband behavior.

