|
Changes in v1.01.a, introduced in 12.4 |
12.4 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn) |
New Features:
Resolved Issues:
|
12.4 - Changes in documentation associated with core |
|
|
Changes in v1.00.a, introduced in 12.3 |
12.3 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn) |
New Features:
Resolved Issues:
|
Copyright © 1995-2010 Xilinx, Inc. Allrights reserved.