Changes in v1.03.a, introduced in 13.3 |
13.3 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn) |
New Features:
Resolved Issues:
|
13.3 - Changes in documentation associated with core |
|
|
Changes in v1.02.a, introduced in 13.2 |
13.2 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn) |
New Features:
Resolved Issues:
|
Changes in v1.01.a, introduced in 12.4 |
12.4 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn) |
New Features:
Resolved Issues:
|
|
Changes in v1.00.a, introduced in 12.3 |
12.3 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn) |
Resolved Issues:
|
Copyright © 1995-2011 Xilinx, Inc. Allrights reserved.