

Implications of Proximity Effects for Analog Design

Sept 11, 2006

P. Drennan, M. Kniffin, D. Locascio

FreescalTM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.




Outline

- Well Proximity Effect (WPE)
 - What is WPE?
 - Graded channel
 - Impact on analog design
- STI stress
 - What is STI stress?
 - Impact on analog design
- CAD Considerations


Well Proximity Effect (WPE)

Well Ion Implant




Drennan, Kniffin, Locascio – CICC '06 Slide 2

Well Proximity Effect (WPE)



Drennan, Kniffin, Locascio – CICC '06 Slide 3

Vt Dependence on WPE




- ~ 50mV Vt shift due to WPE
- Slight Vt S/D asymmetry

Drennan, Kniffin, Locascio – CICC '06



Slide 4

Id Dependence on WPE




Drennan, Kniffin, Locascio – CICC '06

Slide 5




Current Mirror Output for Layout Example #1



Drennan, Kniffin, Locascio – CICC '06 Slide 8



S/D Asymmetry for I_d (@ V_{dmax})





Drennan, Kniffin, Locascio – CICC '06 Slide 9

S/D Asymmetry for I_d (@ V_{dmax})

24um/1.2um




24um/0.6um



Drennan, Kniffin, Locascio – CICC '06 Slide 10

Graded Channel Dependence on Length




- 3.3V, $W=10\mu m$
- $I_{d, Asymmetry} = I_{d, D-orient} - I_{d, S-orient}$
- $V_g=1V$, $V_d=0.4V$


Drennan, Kniffin, Locascio – CICC '06 Slide 11

pMOS Id S/D Asymmetry in Linear Region


Linear



Saturation



- In linear region, WPE affects V_t only
- Disconnect between characterization and design application
- 3.3V pMOS W/L=24/1.2




Drennan, Kniffin, Locascio – CICC '06

Slide 12

S/D Asymmetry for Id over Vd

Worst WPE
and greatest
S/D asymmetry
at $V_{d,sat}$!




- 3.3V nMOS
- W/L = 24um/1.2um
- $V_{gs} = 1.0V$

Drennan, Kniffin, Locascio – CICC '06

Slide 13


WPE Impact on Output Conductance



Drennan, Kniffin, Locascio – CICC '06 Slide 14


WPE Layout Examples

Example #2



- Valid layout based on traditional best practices
- WPE gradients not consistent with S/D orientation


Example #3



- Logical layout solution to WPE


Drennan, Kniffin, Locascio – CICC '06 Slide 15

Current Mirror Outcomes Based on Layout




CAD Considerations - WPE

Example 1




- Vt shift
- graded channel

Example 2



- superimposed WPE
- cancelled graded channel?
- larger Vt shift


Example 3



- Vt shift
- graded channel
- $W_{eff} = f(Vg) \rightarrow$ “drawn out” Id-Vg curve

Drennan, Kniffin, Locascio – CICC '06 Slide 17

STI Stress




MOS A \neq MOS B \neq MOS C \neq MOS D

Drennan, Kniffin, Locascio – CICC '06

Slide 18


“STI Smiley Plot”



Drennan, Kniffin, Locascio – CICC '06

Slide 19

Impact of STI Stress on pMOS/nMOS Idsat




Drennan, Kniffin, Locascio – CICC '06

Slide 20

Idsat vs Stress for various geoms and Sa/Sb values

Measured data is fairly linear for a given geometry and the slope trends as expected. This is consistent with STI model in BSIM.




Drennan, Kniffin, Locascio – CICC '06

Slide 21

BSIM Model Inadequacy


Industry-standard STI model says that pMOS current & gm improve with Stress. This data shows that this model is too simple. We believe that STI also changes the process conditions so that S/D outdiffusion increases. This means that $\Delta L = f(L)$.



Drennan, Kniffin, Locascio – CICC '06

Slide 22

STI Stress Problem → Cross coupled layouts




Drennan, Kniffin, Locascio – CICC '06


Slide 23

Impact of STI on Ratioed Mirrors (1:4)


I. Merged



II. Non-merged




III. Block



Drennan, Kniffin, Locascio – CICC '06

Slide 24


Layout Impact on Current Ratio (4x intended)



Drennan, Kniffin, Locascio – CICC '06

Slide 25


Layout Impact on Local Variation



Drennan, Kniffin, Locascio – CICC '06

Slide 26


Layout Impact on Vdsat



Drennan, Kniffin, Locascio – CICC '06

Slide 27

Layout Impact on Active Area



Drennan, Kniffin, Locascio – CICC '06

Slide 28

CAD Considerations

- Cheap solution
 - Dummy devices everywhere
 - Well edge > 5um from active gate
 - Cost in area
- Back annotation from layout to schematic
 - Need info at schematic. Don't know until layout
 - Expensive iterations b/t layout & schematic
 - Every MOS finger is a separate instance → ↗ netlists
 - Complicated models for WPE, STI
 - No SPICE model for graded channel
 - No S/D orientation for WPE
- DesignAid
 - See Recker, et al. CICC '06

Drennan, Kniffin, Locascio – CICC '06

Slide 29

Conclusions

- WPE
 - graded channel
 - > largest impact for analog geometries and biases
 - most visible for $L=2 \cdot L_{min}$ and larger
 - largest impact at V_{dsat} (2x vs. V_{dmax} , 10x vs. linear)
 - > not reflected in 1st-order parametric data
 - linear g_m , V_t
 - I_{dsat}
 - > cannot be accommodated in SPICE model
 - > difficult for CAD to track S/D orientation
 - > flipped S/D is an effective test structure
 - Impact for well spacing $\sim 5\mu m$.
 - $\sim 30\%$ shifts are easily possible
- STI Stress
 - issue for cross coupled devices and non-unity ratios
- Back-annotation from layout to schematic is an unattractive solution
- Need better integration of layout and schematic in CAD
- What is “baseline” for SPICE model and process monitoring?

Drennan, Kniffin, Locascio – CICC '06

Slide 30

5 Stages of Proximity Effect Grief

1. **Denial**
 - Technology Developer: “No problem. I optimized my process to remove proximity effects.”
 - Designer: “We have ‘best practices’ standards for our layouts.”
 - Designer: “We didn’t have any problems on our last product.”
2. **Anger**
 - “This is way too complicated. How do we put this in the CAD flow?”
3. **Bargaining**
 - “I’ll make a design rule that every device must be at least $5\mu m$ away from any well and every MOSFET must have at least 2 gates and dummy devices on each side.”
4. **Depression**
 - “It’s too complicated. It’s useless.”
5. **Acceptance**
 - “Hey! I can tune my V_t & leakage according to well proximity and/or STI stress.”

Drennan, Kniffin, Locascio – CICC '06

Slide 31



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2005.