Static Timing Analysis

Project : Impedance Calculator_v2
Build Time : 08/10/24 06:46:44
Device : CY8C5868AXI-LP035
Temperature : -40C - 85/125C
VDDA : 5.50
VDDABUF : 5.50
VDDD : 5.50
VDDIO0 : 5.50
VDDIO1 : 5.50
VDDIO2 : 5.50
VDDIO3 : 5.50
VUSB : 5.50
Voltage : 5.5
Expand All | Collapse All | Show All Paths | Hide All Paths
+ Timing Violation Section
No Timing Violations
+ Clock Summary Section
Clock Domain Nominal Frequency Required Frequency Maximum Frequency Violation
ADC_Clock_Ext(routed) ADC_Clock_Ext(routed) 2.640 MHz 2.640 MHz N/A
ADC_Ext_CP_Clk(routed) ADC_Ext_CP_Clk(routed) 5.077 MHz 5.077 MHz N/A
ClockBlock/clk_bus_glb_ff ClockBlock/clk_bus_glb_ff UNKNOWN UNKNOWN N/A
CyILO CyILO 1.000 kHz 1.000 kHz N/A
CyIMO CyIMO 24.000 MHz 24.000 MHz N/A
CyMASTER_CLK CyMASTER_CLK 66.000 MHz 66.000 MHz N/A
CyBUS_CLK CyMASTER_CLK 66.000 MHz 66.000 MHz 133.156 MHz
ADC_Clock_Ext CyMASTER_CLK 2.640 MHz 2.640 MHz 130.873 MHz
ADC_Ext_CP_Clk CyMASTER_CLK 5.077 MHz 5.077 MHz N/A
Sine_DMA/termout CyMASTER_CLK UNKNOWN UNKNOWN 105.731 MHz
CyPLL_OUT CyPLL_OUT 66.000 MHz 66.000 MHz N/A
CyXTAL CyXTAL 24.000 MHz 24.000 MHz N/A
\ADC:DSM4\/dec_clock \ADC:DSM4\/dec_clock UNKNOWN UNKNOWN N/A
+ Register to Register Section
+ Setup Subsection
Path Delay Requirement : 378.788ns(2.64 MHz)
Source Destination FMax Delay (ns) Slack (ns) Violation
\Sync_1:genblk1[0]:INST\/out SOC_Signal/main_3 130.873 MHz 7.641 371.147
Type Location Fanout Instance/Net Source Dest Delay (ns)
synccell U(0,4) 1 \Sync_1:genblk1[0]:INST\ \Sync_1:genblk1[0]:INST\/clock \Sync_1:genblk1[0]:INST\/out 1.020
Route 1 Net_1144 \Sync_1:genblk1[0]:INST\/out SOC_Signal/main_3 3.111
macrocell7 U(0,3) 1 SOC_Signal SETUP 3.510
Clock Skew 0.000
\Sync_1:genblk1[0]:INST\/out Net_792/main_4 130.873 MHz 7.641 371.147
Type Location Fanout Instance/Net Source Dest Delay (ns)
synccell U(0,4) 1 \Sync_1:genblk1[0]:INST\ \Sync_1:genblk1[0]:INST\/clock \Sync_1:genblk1[0]:INST\/out 1.020
Route 1 Net_1144 \Sync_1:genblk1[0]:INST\/out Net_792/main_4 3.111
macrocell9 U(0,3) 1 Net_792 SETUP 3.510
Clock Skew 0.000
\Sync_1:genblk1[0]:INST\/out Net_793/main_4 131.027 MHz 7.632 371.156
Type Location Fanout Instance/Net Source Dest Delay (ns)
synccell U(0,4) 1 \Sync_1:genblk1[0]:INST\ \Sync_1:genblk1[0]:INST\/clock \Sync_1:genblk1[0]:INST\/out 1.020
Route 1 Net_1144 \Sync_1:genblk1[0]:INST\/out Net_793/main_4 3.102
macrocell8 U(0,3) 1 Net_793 SETUP 3.510
Clock Skew 0.000
SOC_Signal/q Net_793/main_1 132.661 MHz 7.538 371.250
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell7 U(0,3) 1 SOC_Signal SOC_Signal/clock_0 SOC_Signal/q 1.250
Route 1 SOC_Signal SOC_Signal/q Net_793/main_1 2.778
macrocell8 U(0,3) 1 Net_793 SETUP 3.510
Clock Skew 0.000
SOC_Signal/q SOC_Signal/main_0 132.784 MHz 7.531 371.257
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell7 U(0,3) 1 SOC_Signal SOC_Signal/clock_0 SOC_Signal/q 1.250
macrocell7 U(0,3) 1 SOC_Signal SOC_Signal/q SOC_Signal/main_0 2.771
macrocell7 U(0,3) 1 SOC_Signal SETUP 3.510
Clock Skew 0.000
SOC_Signal/q Net_792/main_1 132.784 MHz 7.531 371.257
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell7 U(0,3) 1 SOC_Signal SOC_Signal/clock_0 SOC_Signal/q 1.250
Route 1 SOC_Signal SOC_Signal/q Net_792/main_1 2.771
macrocell9 U(0,3) 1 Net_792 SETUP 3.510
Clock Skew 0.000
Net_792/q SOC_Signal/main_2 135.962 MHz 7.355 371.433
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell9 U(0,3) 1 Net_792 Net_792/clock_0 Net_792/q 1.250
Route 1 Net_792 Net_792/q SOC_Signal/main_2 2.595
macrocell7 U(0,3) 1 SOC_Signal SETUP 3.510
Clock Skew 0.000
Net_792/q Net_793/main_3 135.962 MHz 7.355 371.433
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell9 U(0,3) 1 Net_792 Net_792/clock_0 Net_792/q 1.250
Route 1 Net_792 Net_792/q Net_793/main_3 2.595
macrocell8 U(0,3) 1 Net_793 SETUP 3.510
Clock Skew 0.000
Net_792/q Net_792/main_3 135.962 MHz 7.355 371.433
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell9 U(0,3) 1 Net_792 Net_792/clock_0 Net_792/q 1.250
macrocell9 U(0,3) 1 Net_792 Net_792/q Net_792/main_3 2.595
macrocell9 U(0,3) 1 Net_792 SETUP 3.510
Clock Skew 0.000
Net_793/q SOC_Signal/main_1 136.017 MHz 7.352 371.436
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell8 U(0,3) 1 Net_793 Net_793/clock_0 Net_793/q 1.250
Route 1 Net_793 Net_793/q SOC_Signal/main_1 2.592
macrocell7 U(0,3) 1 SOC_Signal SETUP 3.510
Clock Skew 0.000
Path Delay Requirement : 15.1515ns(66 MHz)
Affects clock : CyMASTER_CLK
Source Destination FMax Delay (ns) Slack (ns) Violation
\SOC_Go:Sync:ctrl_reg\/control_0 Net_793/main_0 133.156 MHz 7.510 7.642
Type Location Fanout Instance/Net Source Dest Delay (ns)
controlcell2 U(0,3) 1 \SOC_Go:Sync:ctrl_reg\ \SOC_Go:Sync:ctrl_reg\/clock \SOC_Go:Sync:ctrl_reg\/control_0 1.210
Route 1 Net_814 \SOC_Go:Sync:ctrl_reg\/control_0 Net_793/main_0 2.790
macrocell8 U(0,3) 1 Net_793 SETUP 3.510
Clock Skew 0.000
\SOC_Go:Sync:ctrl_reg\/control_0 Net_792/main_0 133.227 MHz 7.506 7.646
Type Location Fanout Instance/Net Source Dest Delay (ns)
controlcell2 U(0,3) 1 \SOC_Go:Sync:ctrl_reg\ \SOC_Go:Sync:ctrl_reg\/clock \SOC_Go:Sync:ctrl_reg\/control_0 1.210
Route 1 Net_814 \SOC_Go:Sync:ctrl_reg\/control_0 Net_792/main_0 2.786
macrocell9 U(0,3) 1 Net_792 SETUP 3.510
Clock Skew 0.000
Path Delay Requirement : 30.303ns
Source Destination FMax Delay (ns) Slack (ns) Violation
Net_526/q Net_125/main_0 105.731 MHz 9.458
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell5 U(0,4) 1 Net_526 Net_526/clock_0 Net_526/q 1.250
Route 1 Net_526 Net_526/q Net_125/main_0 4.698
macrocell4 U(0,4) 1 Net_125 SETUP 3.510
Clock Skew 0.000
Net_119/q Net_526/main_0 141.864 MHz 7.049
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell6 U(0,4) 1 Net_119 Net_119/clock_0 Net_119/q 1.250
Route 1 Net_119 Net_119/q Net_526/main_0 2.289
macrocell5 U(0,4) 1 Net_526 SETUP 3.510
Clock Skew 0.000
+ Hold Subsection
Source Destination Slack (ns) Violation
\Sync_1:genblk1[0]:INST\/out Net_793/main_4 3.452
Type Location Fanout Instance/Net Source Dest Delay (ns)
synccell U(0,4) 1 \Sync_1:genblk1[0]:INST\ \Sync_1:genblk1[0]:INST\/clock \Sync_1:genblk1[0]:INST\/out 0.350
Route 1 Net_1144 \Sync_1:genblk1[0]:INST\/out Net_793/main_4 3.102
macrocell8 U(0,3) 1 Net_793 HOLD 0.000
Clock Skew 0.000
\Sync_1:genblk1[0]:INST\/out SOC_Signal/main_3 3.461
Type Location Fanout Instance/Net Source Dest Delay (ns)
synccell U(0,4) 1 \Sync_1:genblk1[0]:INST\ \Sync_1:genblk1[0]:INST\/clock \Sync_1:genblk1[0]:INST\/out 0.350
Route 1 Net_1144 \Sync_1:genblk1[0]:INST\/out SOC_Signal/main_3 3.111
macrocell7 U(0,3) 1 SOC_Signal HOLD 0.000
Clock Skew 0.000
\Sync_1:genblk1[0]:INST\/out Net_792/main_4 3.461
Type Location Fanout Instance/Net Source Dest Delay (ns)
synccell U(0,4) 1 \Sync_1:genblk1[0]:INST\ \Sync_1:genblk1[0]:INST\/clock \Sync_1:genblk1[0]:INST\/out 0.350
Route 1 Net_1144 \Sync_1:genblk1[0]:INST\/out Net_792/main_4 3.111
macrocell9 U(0,3) 1 Net_792 HOLD 0.000
Clock Skew 0.000
Net_793/q Net_793/main_2 3.840
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell8 U(0,3) 1 Net_793 Net_793/clock_0 Net_793/q 1.250
macrocell8 U(0,3) 1 Net_793 Net_793/q Net_793/main_2 2.590
macrocell8 U(0,3) 1 Net_793 HOLD 0.000
Clock Skew 0.000
Net_793/q SOC_Signal/main_1 3.842
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell8 U(0,3) 1 Net_793 Net_793/clock_0 Net_793/q 1.250
Route 1 Net_793 Net_793/q SOC_Signal/main_1 2.592
macrocell7 U(0,3) 1 SOC_Signal HOLD 0.000
Clock Skew 0.000
Net_793/q Net_792/main_2 3.842
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell8 U(0,3) 1 Net_793 Net_793/clock_0 Net_793/q 1.250
Route 1 Net_793 Net_793/q Net_792/main_2 2.592
macrocell9 U(0,3) 1 Net_792 HOLD 0.000
Clock Skew 0.000
Net_792/q SOC_Signal/main_2 3.845
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell9 U(0,3) 1 Net_792 Net_792/clock_0 Net_792/q 1.250
Route 1 Net_792 Net_792/q SOC_Signal/main_2 2.595
macrocell7 U(0,3) 1 SOC_Signal HOLD 0.000
Clock Skew 0.000
Net_792/q Net_793/main_3 3.845
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell9 U(0,3) 1 Net_792 Net_792/clock_0 Net_792/q 1.250
Route 1 Net_792 Net_792/q Net_793/main_3 2.595
macrocell8 U(0,3) 1 Net_793 HOLD 0.000
Clock Skew 0.000
Net_792/q Net_792/main_3 3.845
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell9 U(0,3) 1 Net_792 Net_792/clock_0 Net_792/q 1.250
macrocell9 U(0,3) 1 Net_792 Net_792/q Net_792/main_3 2.595
macrocell9 U(0,3) 1 Net_792 HOLD 0.000
Clock Skew 0.000
SOC_Signal/q SOC_Signal/main_0 4.021
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell7 U(0,3) 1 SOC_Signal SOC_Signal/clock_0 SOC_Signal/q 1.250
macrocell7 U(0,3) 1 SOC_Signal SOC_Signal/q SOC_Signal/main_0 2.771
macrocell7 U(0,3) 1 SOC_Signal HOLD 0.000
Clock Skew 0.000
Source Destination Slack (ns) Violation
\SOC_Go:Sync:ctrl_reg\/control_0 Net_792/main_0 3.146
Type Location Fanout Instance/Net Source Dest Delay (ns)
controlcell2 U(0,3) 1 \SOC_Go:Sync:ctrl_reg\ \SOC_Go:Sync:ctrl_reg\/clock \SOC_Go:Sync:ctrl_reg\/control_0 0.360
Route 1 Net_814 \SOC_Go:Sync:ctrl_reg\/control_0 Net_792/main_0 2.786
macrocell9 U(0,3) 1 Net_792 HOLD 0.000
Clock Skew 0.000
\SOC_Go:Sync:ctrl_reg\/control_0 Net_793/main_0 3.150
Type Location Fanout Instance/Net Source Dest Delay (ns)
controlcell2 U(0,3) 1 \SOC_Go:Sync:ctrl_reg\ \SOC_Go:Sync:ctrl_reg\/clock \SOC_Go:Sync:ctrl_reg\/control_0 0.360
Route 1 Net_814 \SOC_Go:Sync:ctrl_reg\/control_0 Net_793/main_0 2.790
macrocell8 U(0,3) 1 Net_793 HOLD 0.000
Clock Skew 0.000
Source Destination Slack (ns) Violation
Net_119/q Net_526/main_0 3.539
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell6 U(0,4) 1 Net_119 Net_119/clock_0 Net_119/q 1.250
Route 1 Net_119 Net_119/q Net_526/main_0 2.289
macrocell5 U(0,4) 1 Net_526 HOLD 0.000
Clock Skew 0.000
Net_526/q Net_125/main_0 5.948
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell5 U(0,4) 1 Net_526 Net_526/clock_0 Net_526/q 1.250
Route 1 Net_526 Net_526/q Net_125/main_0 4.698
macrocell4 U(0,4) 1 Net_125 HOLD 0.000
Clock Skew 0.000
+ Clock To Output Section
+ ADC_Clock_Ext
Source Destination Delay (ns)
SOC_Signal/q Trigger(0)_PAD 24.872
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell7 U(0,3) 1 SOC_Signal SOC_Signal/clock_0 SOC_Signal/q 1.250
Route 1 SOC_Signal SOC_Signal/q Trigger(0)/pin_input 7.402
iocell8 P12[6] 1 Trigger(0) Trigger(0)/pin_input Trigger(0)/pad_out 16.220
Route 1 Trigger(0)_PAD Trigger(0)/pad_out Trigger(0)_PAD 0.000
Clock Clock path delay 0.000
+ Sine_DMA/termout
Source Destination Delay (ns)
Net_526/q InPhase_Clock(0)_PAD 42.510
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell5 U(0,4) 1 Net_526 Net_526/clock_0 Net_526/q 1.250
Route 1 Net_526 Net_526/q InPhase_Clock(0)/pin_input 9.192
iocell19 P12[4] 1 InPhase_Clock(0) InPhase_Clock(0)/pin_input InPhase_Clock(0)/pad_out 16.615
Route 1 InPhase_Clock(0)_PAD InPhase_Clock(0)/pad_out InPhase_Clock(0)_PAD 0.000
Clock Clock path delay 15.453
Net_125/q Quadrature_Clock(0)_PAD 39.143
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell4 U(0,4) 1 Net_125 Net_125/clock_0 Net_125/q 1.250
Route 1 Net_125 Net_125/q Quadrature_Clock(0)/pin_input 6.402
iocell18 P12[5] 1 Quadrature_Clock(0) Quadrature_Clock(0)/pin_input Quadrature_Clock(0)/pad_out 16.038
Route 1 Quadrature_Clock(0)_PAD Quadrature_Clock(0)/pad_out Quadrature_Clock(0)_PAD 0.000
Clock Clock path delay 15.453