

Model : P72IA0

Intel Yonah CPU + 945PM / ICH7-M Chipset

Revision History

	09/2005	RA
	10/2005	RB


PG01 INDEX
PG02 SYSTEM BLOCK DIAGRAM
PG03 POWER DIAGRAM & SEQUENCE
PG04 GPIO & POWER CONSUMPTION
PG05 CPU Yonah-1/2
PG06 CPU Yonah-2/2
PG07 CLOCK GEN ICS9LPR310
PG08 NB 945PM-HOST -1/5
PG09 NB 945PM VGA_PCIEXPR-2/5
PG10 NB 945PM DDR_MEM SYSTEM-3/5
PG11 NB 945PM POWER-4/5
PG12 NB 945PM VSS_NCTF-5/5
PG13 DDR2 CHANNELA,B
PG14 Termination / SMP / DC IN
PG15 PWR S/W& LCD/INVERTOR/CRT/TV
PG16 SB ICH7-MDH -1/3
PG17 SB ICH7-MDH -2/3
PG18 SB ICH7-MDH -3/3
PG19 HDD / CD-ROM

PG20 WIRELESS / NEW CARD / EMI
PG21 I/O PORT CON
PG22 AUD PWR / FAN CTL
PG23 GIGA LAN RTL8110SBL
PG24 IEEE1394A TSB43AB22A
PG25 EC IT8510E / BIOS / TP CON
PG26 VGA MXM CON
PG27 CPU_CORE (ISL6262)
PG28 1.05V/1.5V/1.8V/2.5V/0.9V
PG29 +3.3V/+5V/+12V
PG30 VCC SW/+1.05VS/+1.5VS
PG31 BATT IN / Charger
PG32 RAID IC VT6421
PG33 Appendix A. Ver. History


UNIWILL COMPUTER CORP.

Title			
P72IA0			
Size	Document Number		Rev
3220	INDEX		B
Date:	Wednesday, October 19, 2005	Sheet	1 of 33


P72IA0 BLOCK DIAGRAM




SMBus Diagram



POWER BLOCK DIAGRAM



POWER Sequence



ICH6-M GPIO	
GPIO0	BM_BUSY#
GP7	
GP8	EC_EXTSMI#
GPIO11	SMB_ALERT#
GPIO12	
GPIO13	
GPIO18	PM_STPPCI_ICH#
GPIO19	
GPIO20	PM_STPCPU_ICH#
GPIO21	TPM_EN
GPIO23	
GPIO24	
GPIO25	
GPIO26	SATA0_GP
GPIO27	
GPIO28	
GPIO29	PNLSW1
GPIO30	PNLSW2
GPIO31	PNLSW0
GPIO32	PM_CLKRUN#
GPIO33	
GPIO34	

ITE8510E GPIO	
GPCF0	RF_SW#
GPCF1	SILENT#
GPCF2	IR_PS2CLK1
GPCF3	IR_PS2DAT1
GPCF4	TP_CLK
GPCF5	TP_DATA
GPCF6	MAIL#
GPCF7	BROWSER#
GPIO0	SCROLL#
GPIO1	CAPS#
GPIO2	NUM#
GPIO3	CHG_R_LED#
GPIO4	CHG_G_LED#
GPIO5	SUSLED_LED#
GPIO6	VOLMAX
GPH0	+1.8V_DDR_ON
GPH1	+1.8V_ON
GPH2	+1.05VS_ON
GPH3	+3.3VS_ON
GPH4	+5V_ON
GPH5	SET_V
GPH6	+1.5VS_ON
GPH7	VCORE_ON
GP4	TP_DISABLE
GP5	LCDSW
GP6	MUTE#
GP7	EXTTS#0
GP8	CELERON_VO_DET
GPB1	CPPE#
GPB2	PM_RSMRST#
GPB3	BAT_SMBCLK
GPB4	BAT_SMBDAT
GPB5	H_A20GATE
GPB6	H_RCIN#
GPB7	RFLED_ON#
GPE0	NA
GPE1	CPU_BSEL0
GPE2	NA
GPE3	NA
GPE4	PWRSW
GPE5	LID#
GPE6	PCM#
GPE7	PM_SLP_S3#
GPD0	ADAP_IN
GPD1	REMOTE_ON#
GPD2	PCI_RST#/PLT_RST#
GPD3	EC_EXTSMI#
GPD4	PM_SLP_S4#
GPD5	PM_THROTTLING#
GPD6	FAN_SPD#
GPD7	EC_PREST#
GPA0	BTL_BEEP
GPA1	EC_VID1
GPA2	EC_VID2
GPA3	EC_VID3
GPA4	EC_VID4
GPA5	SMP1_EN#
GPA6	SMP2_EN#
GPA7	PWRBTN#

ITE8510E GPIO	
GPC0	PWROK
GPC1	BAT2_SMBCLK
GPC2	BAT2_SMBDAT
GPC3	SB_ALERT#1
GPC4	SB_ALERT#2
GPC5	TP_LED#
GPC6	CHG_ON
GPC7	SILENT_LED#
ADC0	BAT_TEMP
ADC1	ADAPTOR_I
ADC2	DDR2_TEMP
ADC3	VGA_TEMP
DAC0	BRIGHTADJ
DAC1	CHG_I
DAC2	FAN_CTRL0
DAC3	NA

CPU				
	CPU CORE (V)	ICC (mA)	W	TEMP (°C)
2.0G	1.525	35.7	54.3	69
2.2G	1.525	37.5	57.1	70
2.26G	1.525	38.1	58.0	70
2.4G	1.525	39.3	59.8	71
2.5G	1.525	40	61.0	72
2.53G	1.525	40.4	61.5	72
2.6G	1.525	41.05	62.6	72
2.66G	1.525	43.35	66.1	74
2.8G	1.525	44.86	68.4	75
3.06G	1.525	55.9	85.2	81

MCHE			
VCC	ICC (mA)	W	TEMP (°C)
+3.3V	108.19	0.357	70
+3.3VA	501.3	1.254	
+2.5V	1390	2.502	
+1.5V	33.4	0.084	
+VCCP	10	0.018	
+VCC_DIRECT	266	0.452	

ICH6-M			
VCC	ICC (mA)	W	TEMP (°C)
+3.3V	96	0.315	70
+3.3VA	275	0.909	
+1.5V	487	0.876	
+1.5VA	27	0.049	
+3.3VA_RTC	0.003	0.00001	

ITE8510E			
VCC	ICC (mA)	W	TEMP (°C)
+3.3V	300	1	70



CLOCK GENERATOR			
VCC	ICC (mA)	W	TEMP (°C)
+3.3V	180	0.594	70

ALC880			
VCC	ICC (mA)	W	TEMP (°C)
+3.3V(DVDD)	71	0.234	70

TPA6011A4			
VCC	ICC (mA)	W	TEMP (°C)
3.3V	30	0.099W	85


ADM1032			
VCC	ICC	W	TEMP (°C)
+3.3V	170uA	0.56mW	150

UNIWILL COMPUTER CORP.			
File		P72IA0	
Size	Document Number	GPIO & POWER CONSU	
C	3220		Rev B
Date	Wednesday, October 19, 2005	Sheet	4 of 33



Title				
P72IA0				
Size	Document Number			Rev B
	CPU Yonah-2/2			
Date:	Wednesday, October 19, 2005	Sheet	6 of 33	



Reserved FOR EMI



SELDOT , 1= Pin 14/15 DOT 96MHZ , Pin 17/18 LCDCLK
0= Pin 14/15 27MHZ Fix/SS Pin 17/18 PCIE_X

Bsel [0,2]
Vil = 0.3
Vih = 0.7

Modify 8




$C_e = 2 * CL - (C_s + C_i)$
CL = Crystal Load Cap = 20P
C_i = IC internal Cap = 5P
C_s = 2P
C_e = Crystal external Cap = 33P


REQ1# = PCI-E 0,6
REQ2# = PCI-E 1,8
REQ3# = PCI-E 2,4
REQ4# = PCI-E 3,5,7

	FS4	FS3	BSEL2 FSLC	BSEL1 FSLB	BSEL0 FSLA	CPU MHZ	PCI MHZ	PCI-E MHZ	SPREAD %
PSB533	0	0	0	0	1	133	33	100	0.5% DOWN
PSB667	0	0	0	1	1	166	33	100	0.5% DOWN
PSB533	0	1	0	0	1	133	33	100	+/- 0.25% CENTER
PSB667	0	1	0	1	1	166	33	100	+/- 0.25% CENTER


FS3 , FS 4 SEETING BY I2C BUS ??????




UNIWILL COMPUTER CORP.			
Title			
P721A0			
Size	Document Number	Rev	
	3220	B	
Date:	Wednesday, October 19, 2005	Sheet	7 of 33





FSB I/O slew rate compensation




Reference Voltage for RCOMP





Calibration FSB I/O Buffer



HOST







PCIE & DMI ANA POWER <1.5 A

Intel :100X2 + 2200x1

2.5V PCIE ANA Power < 2 mA

COULD OP , SEE LAYOUT .

DACA
40mA

DACB
40mA

HOSTPLL
45mA

MENTPLL
45mA

For DDR DLL , DDR IO ,
FSB IO < 1.9A

Filter component only need when
GMCH core is 1.5V for extended
graphics performance .

POWER

NB 1.05V layout < 2.5A

NB 1.5VS layout < 1.9A

NB 1.5V layout < 1.8A






NB 2.5V layout < 0.1A

NB 3.3V layout < 0.1A




NB 1.8VS layout < 3.2A

UNIWILL COMPUTER CORP.


File	P72IA0		
Size	Document Number	3220	Rev B
Date	Wednesday, October 19, 2005	Sheet 11	of 33




CFG[20:18] have internal pulldown resistors.






CFG[17:3] have internal pullup ressiors.







SMART POWER


VID6	VID5	VID4	VID3	VID2	VID1	VID0	VCORE	+_mV
0	0	0	0	0	0	0	1.5000	-0mV
0	0	0	0	0	0	1	1.4875	-2.5mV
0	0	0	0	0	1	0	1.4750	-5mV
0	0	0	0	1	0	0	1.4500	-50mV
0	0	0	1	0	0	0	1.4000	-100mV
0	0	1	0	0	0	0	1.3000	-200mV
0	1	0	0	0	0	0	1.1000	-400mV
1	0	0	0	0	0	0	0.7000	-800mV
0	0	0	1	1	0	1	1.1625	
0	0	1	0	0	0	1		
0	0	1	0	0	1	0		
0	0	1	0	1	0	0		
0	0	1	0	1	1	0		
0	0	1	1	0	0	1		
0	0	1	1	0	1	0		



DC IN

TOTAL POWER






PANNEL SELECT




PNLSW2	PNLSW1	PNLSW0	
L	L	L	reserved
L	L	H	reserved
L	H	L	reserved
L	H	H	1280X800
H	L	L	1440X900
H	L	H	1680X1050
H	H	L	1920X1200
H	H	H	reserved




some pannel without bypass C in lcd PANNEL

INTEL
recommend
100 ohm





Could be generated
internal by strap
for LAN logic






UNIWILL COMPUTER CORP.

File		P72IA0	Rev B
Size	Document Number	ICH7M-DH Power -3/3	
3220			
Date	Wednesday, October 19, 2005	Sheet 18 of 33	

CR-ROM




HDD



UNIWILL COMPUTER CORP.			
Title		P721A0	
Size	Document Number	Rev B	
	3220	HDD / CD-ROM CONN	
Date:	Wednesday, October 19, 2005	Sheet	19 of 33

Intel PRO/Wireless 2100 LAN




The schematic diagram illustrates a 10-bit SAR ADC architecture. It is organized into two main sections: "COULD DEL" and "COULD NOT DEL".

COULD DEL Section: This section contains the first four stages of the ADC. Each stage consists of a 1.05V reference voltage source connected to a 0.1uF capacitor. The output of each stage is connected to a 1.05V reference voltage source. The stages are labeled with component values: C174, C204, C104, C260, C560, C389, C577, C458, C580, C362, C698, C709, C422, C138, C72, C97, C380, C717, C441, C706, C588, C375, C113, C115, C502, C504, and C507.


COULD NOT DEL Section: This section contains the fifth stage of the ADC. It consists of a 1.05V reference voltage source connected to a 0.1uF capacitor. The output of this stage is connected to a 1.05V reference voltage source. The stage is labeled with component values: C501, C361, C49, C189, and C223.

Title				
P72IA0				
Size	Document Number			Rev B
3220	Wireless / New Card / EMI			
Date:	Wednesday, October 19, 2005	Sheet	20	of 33





Modify 31


Modify 19



Modify 17




why not +5V




Modify 25

Modify 27




Modify 32


Modify 25




Modify 26




Modify 29



Modify 26




Modify 29




Reserve For HDMI Demo




UNIWILL COMPUTER CORP.			
Title			
P72IA0			
Size			
Document Number			
3220			
Date			
Wednesday, October 19, 2005			
Sheet			
21 of 33			

AMP VDD




CPU FAN CONTROL










	RTL8100C	RTL8110S / RTL8169S	RTL8110SB / RTL8169SB
AVDDH	N/A	3.3AVDD	3.3AVDD
V_12P	2.5AVDD	N/A	3.3AVDD
AVDDL	3.3AVDD	2.5AVDD	2.5AVDD
V_DAC	N/A	2.5AVDD	2.5AVDD
DVDD	2.5VDD	1.8VDD	1.2VDD
DVDD_A	N/A	1.8AVDD	1.2AVDD

K/B CONTROLLER













TOCHPAD CONNECTOR




(ID2) NUMLED#	(ID1) CAPLED#	(ID0) SCROLED#	ID
0	0	0	P72
0	0	1	
0	1	0	
0	1	1	
1	0	0	P71EN0
1	0	1	
1	1	0	
1	1	1	




BSEL2	BSEL1	BSEL0	MHZ
PSB533	0	0	1.33
PSB667	0	1	1.66
















MAX1632 shutdown current : 4~10uA (SHDN# pin = low)
 MAX1632 standby power : 2.5mW ~ 4mW



+5VA ~ 0A
 +5VS
 USBX5 = 2.5A
 OTHERS = 0.5A

SATAx2 = 3A
 CDROM = 1.5A
 TV-TUNER = 0.5A
 AMP = 1A
 VGA = 0.5A




	MAX1632	MAX1902	SC1404
C637	0	100pF	
C659	0	100pF	
R583	100K_OP	100K	
R312, R539	15mR, 15mR	8mR, 8mR	
C315	OP	4.7U_25V	
C325	OP	0.1U_25V	
C650, C657	0.1U_X7R	0.22U_25V	




COULD OP TEST






UNIWILL COMPUTER CORP.

Title			P72IA0	
Size	Document Number	Rev		B
Customer	P72IA0	VCC SW/+1.05VS/+1.5VS		
Date:	Wednesday, October 19, 2005	Sheet	30	of 33





Strapping	0	1
DA0	Boot ROM exist	no boot ROM exist(default)
DA1	Normal mode (default)	Combo mode
DA2	Normal mode (default)	Combo mode



GND 0~2 MUST LINK FIRST THEN COULD TIED TO GND

ED TO GND

Title			
P71EN0			
Size	Document Number		Rev
3220	RAID IC VT6421		01
Date:	Wednesday, October 19, 2005	Sheet	32 of 33

RA to RB change list -1011

- Modify 1 : Add one 0.1u_X7R C1000 to OZ818 Vref .
- Modify 2 : Add one 0.1u_Y5V C1001 to U52 gate and source .
- Modify 3 : Add R530 => 0 hom , R509 => 10K make sure PCI CLK will work fine.
- Modify 4 : Reserve R1006 (10k_OP) for SB PM_DPRSLPVR sometimes will floating bug.
- Modify 5 : Swap the mini-card TX , RX pairs .
- Modify 6 : Change R190 , R620 , R621 OP .
- Modify 7 : Change R611 OP , add R1000 , to make Mini-card RST from PCI_RST# to PLT_RST# .
- Modify 8 : Change R171 to 100 Ohm , make sure USB 48M work fine with CLKGEN Ver.A .
- Modify 9 : Swap HDD RXP and RXN signals.
- Modify 10 : C417 and C418 OP .
- Modify 11 : R402 change to 1.8K_1 for fine tune Vcore load-line.
- Modify 12 : C454 change to 100NF , C453 change to 6.8N for improve Vcore dynamic ripple.
- Modify 12 : C454 change to 100NF , C453 change to 6.8N for improve Vcore dynamic ripple.