


Hawke Intel Discrete Block Diagram

Project code : 91.4W1001.001

PCB P/N : 48.4W101.0SA

Revision : 07212-SA



CPU DC/DC	
ISL6262A ₄₀	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
TPS5117 _{42, 43}	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
SYSTEM DC/DC	
TPS51120 ₃₉	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC	
TPS51100 ₄₄	
INPUTS	OUTPUTS
1D8V_S3	0D9V_S3
SYSTEM DC/DC	
LDO ₄₄	
INPUTS	OUTPUTS
3D3V_S0 1D8V_S3 1D8V_S3	2D5V 1D5V_S0 1D25V_S0
BATTERY CHARGER	
MAX8731A ₃₈	
INPUTS	OUTPUTS
AD+	DCBATOUT
BAT+	


PCB LAYER	
L1:TOP	
L2:GND	
L3:Signal	
L4:Signal	
L5:VCC	
L6:Singal	
L7:GND	
L8:BOT	

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
System Block Diagram		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date: Saturday, April 21, 2007		
Sheet 1 of 55		


CPU_CORE
ISL6262A




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255




TI TPS51100
0.9V/DDR_VREF_S3



ISL6268_1D8V



ISL6268_1D05V



INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWB BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap			
ICH_RSVP	TP3	AZ_DOUT	ICH
0	0	0	RSVD
0	1	1	Enter XOR Chain
1	0	0	Normal Operation(default)
1	1	1	Set PCIE port cofig bit1

A16 swap override strap		
PCI_GNT#3	low =	A16 swap override enable
	high =	default
BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC(Default)

integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode(Lanes★ number in order)
CFG 16 FSB Dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal Operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIE	Only PCIE or SDVO is operation★	PCIE and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present
CFG 12 CFG 13	XOR/ALL-Z	
LL(00)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size
A3

Document Number


Rev


Date: Saturday, April 21, 2007

Sheet 3 of 55

Hawke-Intel


SA









Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP[0,2] trace
width is 18 mils.
COMP[1,3] trace
width is 4 mils .

Close to CPU
pin AD26
Z0=55 ohm
with in
500mils .




Length match within
25 mils . The trace
width/space/other is
20/7/25 .





Mid Frequencd Decoupling



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Meron(3/3)-GND&Bypass

Size

Document Number

Hawke-Intel


Rev

SA

Date: Saturday, April 21, 2007

Sheet 7 of 55

6 H_D#0.63



HOST

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

H_ADS#

1D05V_S0

R420

R1101

54D9R2F-L1-GP

54D9R2F-L1-GP

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

H_RESET#

H_CPUSLP#

H_VREF

H_AVREF

H_DVREF

H_SWNG

H_RCOMP

H_SCMP

H_SCMP#

layout note :

Route H_SCOMP and H_SCOMP# with trace width, spacing and impedance (55 ohm) same as FSB data traces

CRESTLINE-GP-U-NF

GP

H_DIN#0

H_DIN#1

H_DIN#2

H_DIN#3

H_DIN#4

H_DIN#5

H_DIN#6

H_DIN#7

H_DIN#8

H_DIN#9

H_DIN#10

H_DIN#11

H_DIN#12

H_DIN#13

H_DIN#14

H_DIN#15

H_DIN#16

H_DIN#17

H_DIN#18

H_DIN#19

H_DIN#20

H_DIN#21

H_DIN#22

H_DIN#23

H_DIN#24

H_DIN#25

H_DIN#26

H_DIN#27

H_DIN#28

H_DIN#29

H_DIN#30

H_DIN#31

H_DIN#32

H_DIN#33

H_DIN#34

H_DIN#35

H_DIN#36

H_DIN#37

H_DIN#38

H_DIN#39

H_DIN#40

H_DIN#41

H_DIN#42

H_DIN#43

H_DIN#44

H_DIN#45

H_DIN#46

H_DIN#47

H_DIN#48

H_DIN#49

H_DIN#50

H_DIN#51

H_DIN#52

H_DIN#53

H_DIN#54

H_DIN#55

H_DIN#56

H_DIN#57

H_DIN#58

H_DIN#59

H_DIN#60

H_DIN#61

H_DIN#62

H_DIN#63

H_DIN#64

H_DIN#65

H_DIN#66

H_DIN#67

H_DIN#68

H_DIN#69

H_DIN#70

H_DIN#71

H_DIN#72

H_DIN#73

H_DIN#74

H_DIN#75

H_DIN#76

H_DIN#77

H_DIN#78

H_DIN#79

H_DIN#80

H_DIN#81

H_DIN#82

H_DIN#83

H_DIN#84

H_DIN#85

H_DIN#86

H_DIN#87

H_DIN#88

H_DIN#89

H_DIN#90

H_DIN#91

H_DIN#92

H_DIN#93

H_DIN#94

H_DIN#95

H_DIN#96

H_DIN#97

H_DIN#98

H_DIN#99

H_DIN#100

H_DIN#101

H_DIN#102

H_DIN#103

H_DIN#104

H_DIN#105

H_DIN#106

H_DIN#107

H_DIN#108

H_DIN#109

H_DIN#110

H_DIN#111

H_DIN#112

H_DIN#113

H_DIN#114

H_DIN#115

H_DIN#116

H_DIN#117

H_DIN#118

H_DIN#119

H_DIN#120

H_DIN#121

H_DIN#122

H_DIN#123

H_DIN#124

H_DIN#125

H_DIN#126

H_DIN#127

H_DIN#128

H_DIN#129

H_DIN#130

H_DIN#131

H_DIN#132

H_DIN#133

H_DIN#134

H_DIN#135

H_DIN#136

H_DIN#137

H_DIN#138

H_DIN#139

H_DIN#140

H_DIN#141

H_DIN#142

H_DIN#143

H_DIN#144

H_DIN#145

H_DIN#146

H_DIN#147

H_DIN#148

H_DIN#149

H_DIN#150

H_DIN#151

H_DIN#152

H_DIN#153

H_DIN#154

H_DIN#155

H_DIN#156

H_DIN#157

H_DIN#158

H_DIN#159

H_DIN#160

H_DIN#161

H_DIN#162

H_DIN#163

H_DIN#164

H_DIN#165

H_DIN#166

H_DIN#167

H_DIN#168

H_DIN#169

H_DIN#170

H_DIN#171

H_DIN#172

H_DIN#173

H_DIN#174

H_DIN#175

H_DIN#176

DDR_A_D[0..63] 14
DDR_A_BS[0..2] 14
DDR_A_DM[0..7] 14
DDR_A_DQS[0..7] 14
DDR_A_DQS# [0..7] 14
DDR_A_MA[0..14] 14

DDR_B_D[0..63] 15
DDR_B_BS[0..2] 15
DDR_B_DM[0..7] 15
DDR_B_DQS[0..7] 15
DDR_B_DQS# [0..7] 15
DDR_B_MA[0..14] 15

U56D 4 OF 10									
DDR A D0	AR43	SA_DQ0	SA_BS0	BB19	DDR A BS0				
DDR A D1	AW44	SA_DQ1	SA_BS1	BK19	DDR A BS1				
DDR A D2	BA45	SA_DQ2	SA_BS2	BF29	DDR A BS2				
DDR A D3	AY46	SA_DQ3							
DDR A D4	AR41	SA_DQ4	SA_CAS#	BL17	DDR A CAS#	>>>	DDR_A_CAS#	14	
DDR A D5	AR45	SA_DQ5							
DDR A D6	AT42	SA_DQ6	SA_DM0	AT45	DDR A DM0				
DDR A D7	AW47	SA_DQ7	SA_DM1	BD44	DDR A DM1				
DDR A D8	BB45	SA_DQ8	SA_DM2	BD42	DDR A DM2				
DDR A D9	BF48	SA_DQ9	SA_DM3	AW38	DDR A DM3				
DDR A D10	BG47	SA_DQ10	SA_DM4	AW13	DDR A DM4				
DDR A D11	BJ45	SA_DQ11	SA_DM5	BG8	DDR A DM5				
DDR A D12	BB47	SA_DQ12	SA_DM6	AY5	DDR A DM6				
DDR A D13	BG50	SA_DQ13	SA_DM7	AN6	DDR A DM7				
DDR A D14	BH49	SA_DQ14							
DDR A D15	BE45	SA_DQ15	SA_DQS0	AT46	DDR A DQS0				
DDR A D16	AW43	SA_DQ16	SA_DQS1	BE48	DDR A DQS1				
DDR A D17	BE44	SA_DQ17	SA_DQS2	BB43	DDR A DQS2				
DDR A D18	BG42	SA_DQ18	SA_DQS3	BC37	DDR A DQS3				
DDR A D19	BE40	SA_DQ19	SA_DQS4	BB16	DDR A DQS4				
DDR A D20	BF44	SA_DQ20	SA_DQS5	BH6	DDR A DQS5				
DDR A D21	BH45	SA_DQ21	SA_DQS6	BB2	DDR A DQS6				
DDR A D22	BG40	SA_DQ22	SA_DQS7	AP3	DDR A DQS7				
DDR A D23	BE40	SA_DQ23	SA_DQS#0	AT47	DDR A DQS#0				
DDR A D24	AR40	SA_DQ24	SA_DQS#1	BD47	DDR A DQS#1				
DDR A D25	AW40	SA_DQ25	SA_DQS#2	BC41	DDR A DQS#2				
DDR A D26	AT39	SA_DQ26	SA_DQS#3	BA37	DDR A DQS#3				
DDR A D27	AW36	SA_DQ27	SA_DQS#4	BA16	DDR A DQS#4				
DDR A D28	AW41	SA_DQ28	SA_DQS#5	BH7	DDR A DQS#5				
DDR A D29	AY38	SA_DQ29	SA_DQS#6	BC1	DDR A DQS#6				
DDR A D30	AV38	SA_DQ30	SA_DQS#7	AP2	DDR A DQS#7				
DDR A D31	AT38	SA_DQ31							
DDR A D32	AV13	SA_DQ32	SA_MA0	BJ19	DDR A MA0				
DDR A D33	AT13	SA_DQ33	SA_MA1	BD20	DDR A MA1				
DDR A D34	AW11	SA_DQ34	SA_MA2	BK27	DDR A MA2				
DDR A D35	AV11	SA_DQ35	SA_MA3	BH28	DDR A MA3				
DDR A D36	AV15	SA_DQ36	SA_MA4	BL24	DDR A MA4				
DDR A D37	AT11	SA_DQ37	SA_MA5	BK28	DDR A MA5				
DDR A D38	BA13	SA_DQ38	SA_MA6	BJ27	DDR A MA6				
DDR A D39	BA11	SA_DQ39	SA_MA7	BJ25	DDR A MA7				
DDR A D40	BE10	SA_DQ40	SA_MA8	BL28	DDR A MA8				
DDR A D41	BD10	SA_DQ41	SA_MA9	BA28	DDR A MA9				
DDR A D42	BD8	SA_DQ42	SA_MA10	BC19	DDR A MA10				
DDR A D43	AY9	SA_DQ43	SA_MA11	BE28	DDR A MA11				
DDR A D44	BG10	SA_DQ44	SA_MA12	BG30	DDR A MA12				
DDR A D45	AW9	SA_DQ45	SA_MA13	BJ16	DDR A MA13				
DDR A D46	BD7	SA_DQ46	SA_MA14	BJ29	DDR A MA14				
DDR A D47	BB9	SA_DQ47							
DDR A D48	BB5	SA_DQ48	SA_RAS#	BE18	DDR A RAS#	>>>	DDR_A_RAS#	14	
DDR A D49	AY7	SA_DQ49	SA_RCVEN#	AY20	SA_RCVEN#	TP6			
DDR A D50	AT5	SA_DQ50							
DDR A D51	AT7	SA_DQ51	SA_WE#	BA19	DDR A WE#	>>>	DDR_A_WE#	14	
DDR A D52	AY6	SA_DQ52							
DDR A D53	BB7	SA_DQ53							
DDR A D54	AR5	SA_DQ54							
DDR A D55	AR5	SA_DQ55							
DDR A D56	AR9	SA_DQ56							
DDR A D57	AN3	SA_DQ57							
DDR A D58	AM8	SA_DQ58							
DDR A D59	AN10	SA_DQ59							
DDR A D60	AT9	SA_DQ60							
DDR A D61	AN9	SA_DQ61							
DDR A D62	AM9	SA_DQ62							
DDR A D63	AN11	SA_DQ63							

U56E 5 OF 10									
DDR B D0	AP49	SB_DQ0	SB_BS0	AY17	DDR B BS0				
DDR B D1	AR51	SB_DQ1	SB_BS1	BG18	DDR B BS1				
DDR B D2	AW50	SB_DQ2	SB_BS2	BG36	DDR B BS2				
DDR B D3	AW51	SB_DQ3							
DDR B D4	AN51	SB_DQ4	SB_CAS#	BE17	DDR B CAS#	>>>	DDR_B_CAS#	15	
DDR B D5	AN50	SB_DQ5							
DDR B D6	AV50	SB_DQ6	SB_DM0	AR50	DDR B DM0				
DDR B D7	AV49	SB_DQ7	SB_DM1	BD49	DDR B DM1				
DDR B D8	BA50	SB_DQ8	SB_DM2	BK45	DDR B DM2				
DDR B D9	BB50	SB_DQ9	SB_DM3	BL39	DDR B DM3				
DDR B D10	BA49	SB_DQ10	SB_DM4	BH12	DDR B DM4				
DDR B D11	BE50	SB_DQ11	SB_DM5	BJ7	DDR B DM5				
DDR B D12	BA51	SB_DQ12	SB_DM6	BF3	DDR B DM6				
DDR B D13	AY49	SB_DQ13	SB_DM7	AW2	DDR B DM7				
DDR B D14	BE50	SB_DQ14							
DDR B D15	BF49	SB_DQ15	SB_DQS0	AT50	DDR B DQS0				
DDR B D16	BJ44	SB_DQ16	SB_DQS1	BD50	DDR B DQS1				
DDR B D17	BJ44	SB_DQ17	SB_DQS2	BK46	DDR B DQS2				
DDR B D18	BJ43	SB_DQ18	SB_DQS3	BK39	DDR B DQS3				
DDR B D19	BL43	SB_DQ19	SB_DQS4	BJ12	DDR B DQS4				
DDR B D20	BK47	SB_DQ20	SB_DQS5	BL7	DDR B DQS5				
DDR B D21	BK49	SB_DQ21	SB_DQS6	BE2	DDR B DQS6				
DDR B D22	BK43	SB_DQ22	SB_DQS7	AV2	DDR B DQS7				
DDR B D23	BK42	SB_DQ23	SB_DQS#0	AL50	DDR B DQS#0				
DDR B D24	BJ41	SB_DQ24	SB_DQS#1	BC50	DDR B DQS#1				
DDR B D25	BL41	SB_DQ25	SB_DQS#2	BL45	DDR B DQS#2				
DDR B D26	BJ37	SB_DQ26	SB_DQS#3	BK38	DDR B DQS#3				
DDR B D27	BJ36	SB_DQ27	SB_DQS#4	BK12	DDR B DQS#4				
DDR B D28	BK41	SB_DQ28	SB_DQS#5	BK7	DDR B DQS#5				
DDR B D29	BJ40	SB_DQ29	SB_DQS#6	BE2	DDR B DQS#6				
DDR B D30	BL35	SB_DQ30	SB_DQS#7	AV3	DDR B DQS#7				
DDR B D31	BK37	SB_DQ31							
DDR B D32	BK13	SB_DQ32	SB_MA0	BC18	DDR B MA0				
DDR B D33	BE11	SB_DQ33	SB_MA1	BG28	DDR B MA1				
DDR B D34	BK11	SB_DQ34	SB_MA2	BG25	DDR B MA2				
DDR B D35	BC11	SB_DQ35	SB_MA3	AW17	DDR B MA3				
DDR B D36	BC13	SB_DQ36	SB_MA4	BE25	DDR B MA4				
DDR B D37	BE12	SB_DQ37	SB_MA5	BE25	DDR B MA5				
DDR B D38	BC12	SB_DQ38	SB_MA6	BA29	DDR B MA6				
DDR B D39	BG12	SB_DQ39	SB_MA7	BC28	DDR B MA7				
DDR B D40	BJ10	SB_DQ40	SB_MA8	AY28	DDR B MA8				
DDR B D41	BL9	SB_DQ41	SB_MA9	BD37	DDR B MA9				
DDR B D42	BL5	SB_DQ42	SB_MA10	BG17	DDR B MA10				
DDR B D43	BK5	SB_DQ43	SB_MA11	BE37	DDR B MA11				
DDR B D44	BK9	SB_DQ44	SB_MA12	BA39	DDR B MA12				
DDR B D45	BK10	SB_DQ45	SB_MA13	BG13	DDR B MA13				
DDR B D46	BJ8	SB_DQ46	SB_MA14	BE24	DDR B MA14				
DDR B D47	BJ6	SB_DQ47							
DDR B D48	BE4	SB_DQ48	SB_RAS#	AV16	DDR B RAS#	>>>	DDR_B_RAS#	15	
DDR B D49	BH5	SB_DQ49	SB_RCVEN#	AY18	SB_RCVEN#	TP5			
DDR B D50	BG1	SB_DQ50							
DDR B D51	BC2	SB_DQ51	SB_WE#	BC17	DDR B WE#	>>>	DDR_B_WE#	15	
DDR B D52	BK3	SB_DQ52							
DDR B D53	BE4	SB_DQ53							
DDR B D54	BJ2	SB_DQ54							
DDR B D55	BJ2	SB_DQ55							
DDR B D56	BA3	SB_DQ56							
DDR B D57	BB3	SB_DQ57							
DDR B D58	AR1	SB_DQ58							
DDR B D59	AT3	SB_DQ59							
DDR B D60	AY2	SB_DQ60							
DDR B D61	AY3	SB_DQ61							
DDR B D62	AL2	SB_DQ62							
DDR B D63	AT2	SB_DQ63							

CRESTLINE-GP-U-NF

CRESTLINE-GP-U-NF

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title

CRESTLINE(2/6)-DDR2 A/B CH


Size A3


Document Number

Rev SA




Date: Saturday, April 21, 2007

Sheet 9 of 55





Supply	Signal Group	Icc-max
+1.05V_VCCP	VCC	1.31A
+1.05V_VCCP	VCC_NCTF	A
+1.05V_VCCP	VTT	0.85A
+1.05V_VCCP	VCC_PEG	1.2A
+1.05V_VCCP	VCC_RXR_DMI	0.25A
+1.05V_VCCP	VCC_ATX	84.15mA
+1.8V_SUS	VCC_SM	2.4A
+1.8V_SUS	VCC_SM_CK	0.2A
+1.25V_RUN	VCCA_HPLL	0.05A
+1.25V_RUN	VCCA_MPLL	0.15A
+1.25V_RUN	VCCA_SM	0.735A
+1.25V_RUN	VCCA_SM_NCTF	A
+1.25V_RUN	VCCA_SM_CK	0.015A
+1.25V_RUN	VCCD_HPLL	0.25A
+1.25V_RUN	VCCA_AXD	0.2A
+1.25V_RUN	VCCA_AXD_NCTF	A
+1.25V_RUN	VCCA_PEG_PLL /VCCD_PEG_PLL	0.1A
+1.25V_RUN	VCCA_AXF	0.35A
+1.25V_RUN	VCCA_DMI	0.1A
+1.5V_RUN	VCCD_TVDAC	0.06A
+3.3V_RUN	VCCA_PEG_BG	0.005A
+3.3V_RUN	VCC_HV	0.1A



U56I 9 OF 10

A13	VSS	VSS	AW24
A15	VSS	VSS	AW29
A17	VSS	VSS	AW32
A24	VSS	VSS	AW5
AA21	VSS	VSS	AW7
AA24	VSS	VSS	AY10
AA29	VSS	VSS	AY24
AB20	VSS	VSS	AY37
AB23	VSS	VSS	AY42
AB26	VSS	VSS	AY43
AB28	VSS	VSS	AY45
AB31	VSS	VSS	AY47
AC10	VSS	VSS	AY50
AC13	VSS	VSS	B10
AC3	VSS	VSS	B20
AC39	VSS	VSS	B24
AC43	VSS	VSS	B29
AD1	VSS	VSS	B30
AD21	VSS	VSS	B35
AD26	VSS	VSS	B38
AD29	VSS	VSS	B43
AD3	VSS	VSS	B46
AD41	VSS	VSS	B5
AD45	VSS	VSS	B8
AD49	VSS	VSS	BA1
AD5	VSS	VSS	BA17
AD50	VSS	VSS	BA18
AD8	VSS	VSS	BA2
AE10	VSS	VSS	BA24
AE14	VSS	VSS	BB12
AE6	VSS	VSS	BB25
AF20	VSS	VSS	BB40
AF23	VSS	VSS	BB44
AF24	VSS	VSS	BB49
AF31	VSS	VSS	BB8
AG2	VSS	VSS	BC16
AG38	VSS	VSS	BC24
AG43	VSS	VSS	BC25
AG47	VSS	VSS	BC36
AG50	VSS	VSS	BC40
AH3	VSS	VSS	BC51
AH40	VSS	VSS	BD13
AH41	VSS	VSS	BD2
AH7	VSS	VSS	BD28
AH9	VSS	VSS	BD45
AJ11	VSS	VSS	BD48
AJ13	VSS	VSS	BD5
AJ21	VSS	VSS	BE1
AJ24	VSS	VSS	BE19
AJ29	VSS	VSS	BE23
AJ32	VSS	VSS	BE30
AJ43	VSS	VSS	BE42
AJ45	VSS	VSS	BE51
AJ49	VSS	VSS	BE8
AK20	VSS	VSS	BF12
AK21	VSS	VSS	BF16
AK26	VSS	VSS	BF36
AK28	VSS	VSS	BG19
AK31	VSS	VSS	BG2
AK51	VSS	VSS	BG24
AL1	VSS	VSS	BG29
AM11	VSS	VSS	BG39
AM13	VSS	VSS	BG48
AM3	VSS	VSS	BG5
AM4	VSS	VSS	BG51
AM41	VSS	VSS	BH17
AM45	VSS	VSS	BH30
AN1	VSS	VSS	BH44
AN38	VSS	VSS	BH46
AN39	VSS	VSS	BH8
AN43	VSS	VSS	BJ11
AN5	VSS	VSS	BJ13
AN7	VSS	VSS	BJ38
AP4	VSS	VSS	BJ4
AP48	VSS	VSS	BJ42
AP50	VSS	VSS	BJ46
AR11	VSS	VSS	BK12
AR2	VSS	VSS	BK17
AR39	VSS	VSS	BK25
AR44	VSS	VSS	BK29
AR47	VSS	VSS	BK36
AR7	VSS	VSS	BK40
AT10	VSS	VSS	BK44
AT14	VSS	VSS	BK6
AT41	VSS	VSS	BK8
AT49	VSS	VSS	BL11
AU1	VSS	VSS	BL13
AU23	VSS	VSS	BL19
AU29	VSS	VSS	BL22
AU3	VSS	VSS	BL37
AU36	VSS	VSS	BL47
AU49	VSS	VSS	C12
AU51	VSS	VSS	C16
AV39	VSS	VSS	C19
AV48	VSS	VSS	C28
AW1	VSS	VSS	C29
AW12	VSS	VSS	C33
AW16	VSS	VSS	C36
		VSS	C41

CRESTLINE-GP-U-NF

U56J10 OF 10




C46	VSS	VSS	W11
C50	VSS	VSS	W39
C7	VSS	VSS	W43
D13	VSS	VSS	W47
D24	VSS	VSS	W5
D3	VSS	VSS	W7
D32	VSS	VSS	Y13
D39	VSS	VSS	Y2
D45	VSS	VSS	Y41
D49	VSS	VSS	Y45
E10	VSS	VSS	Y49
E16	VSS	VSS	Y5
E24	VSS	VSS	Y50
E28	VSS	VSS	Y11
E32	VSS	VSS	P29
E47	VSS	VSS	T29
F19	VSS	VSS	T31
F36	VSS	VSS	T33
F4	VSS	VSS	R28
F40	VSS		
F50	VSS		
G1	VSS		
G13	VSS		
G16	VSS	VSS	AA32
G19	VSS	VSS	AB32
G24	VSS	VSS	AD32
G28	VSS	VSS	AF28
G29	VSS	VSS	AF29
G33	VSS	VSS	AT27
G42	VSS	VSS	AV25
G45	VSS	VSS	HS0
G48	VSS		
G8	VSS		
H24	VSS		
H28	VSS		
H4	VSS		
H45	VSS		
J11	VSS		
J16	VSS		
J2	VSS		
J24	VSS		
J28	VSS		
J33	VSS		
J35	VSS		
J39	VSS		
K12	VSS		
K47	VSS		
K8	VSS		
L1	VSS		
L17	VSS		
L20	VSS		
L24	VSS		
L28	VSS		
L3	VSS		
L33	VSS		
L49	VSS		
M28	VSS		
M42	VSS		
M46	VSS		
M49	VSS		
M5	VSS		
M50	VSS		
M9	VSS		
N11	VSS		
N14	VSS		
N17	VSS		
N29	VSS		
N32	VSS		
N36	VSS		
N39	VSS		
N44	VSS		
N49	VSS		
N7	VSS		
P19	VSS		
P2	VSS		
P23	VSS		
P3	VSS		
P50	VSS		
R49	VSS		
T39	VSS		
T43	VSS		
T47	VSS		
U41	VSS		
U45	VSS		
U50	VSS		
V2	VSS		
V3	VSS		

VSS


CRESTLINE-GP-U-NF

<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CRESTLINE(6/6)-PWR/GND		
Size A3	Document Number Hawke-Intel	Rev SA
Date: Saturday, April 21, 2007	Sheet 13 of 55	




Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS





Layout Note:
Place these resistors
closely DM2,all
trace length Max=1.5"




DDR_B_MA0	102	A0
DDR_B_MA1	101	A1
DDR_B_MA2	100	A2
DDR_B_MA3	99	A3
DDR_B_MA4	98	A4
DDR_B_MA5	97	A5
DDR_B_MA6	94	A6
DDR_B_MA7	92	A7
DDR_B_MA8	93	A8
DDR_B_MA9	91	A9
DDR_B_MA10	105	A10/AP
DDR_B_MA11	90	A11
DDR_B_MA12	89	A12
DDR_B_MA13	116	A13
DDR_B_MA14	86	A14
	85	A15
		A16/BA2
DDR_B_BS2	✗ 85	
DDR_B_BS0	107	BA0
DDR_B_BS1	106	BA1
DDR_B_D0	5	D00
DDR_B_D1	7	D01
DDR_B_D2	17	D02
DDR_B_D3	19	D03
DDR_B_D4	4	D04
DDR_B_D5	6	D05
DDR_B_D6	16	D06
DDR_B_D7	16	D07
DDR_B_D8	23	D08
DDR_B_D9	25	D09
DDR_B_D10	35	D10
DDR_B_D11	37	D11
DDR_B_D12	20	D12
DDR_B_D13	22	D13
DDR_B_D14	36	D14
DDR_B_D15	38	D15
DDR_B_D16	45	D16
DDR_B_D17	45	D17
DDR_B_D18	58	D18
DDR_B_D19	67	D19
DDR_B_D20	44	D20
DDR_B_D21	46	D21
DDR_B_D22	56	D22
DDR_B_D23	58	D23
DDR_B_D24	61	D24
DDR_B_D25	63	D25
DDR_B_D26	62	D26
DDR_B_D27	72	D27
DDR_B_D28	73	D28
DDR_B_D29	74	D29
DDR_B_D30	74	D30
DDR_B_D31	76	D31
DDR_B_D32	123	D32
DDR_B_D33	123	D33
DDR_B_D34	135	D34
DDR_B_D35	137	D35
DDR_B_D36	137	D36
DDR_B_D37	126	D37
DDR_B_D38	134	D38
DDR_B_D39	136	D39
DDR_B_D40	136	D40
DDR_B_D41	141	D41
DDR_B_D42	151	D42
DDR_B_D43	151	D43
DDR_B_D44	140	D44
DDR_B_D45	142	D45
DDR_B_D46	154	D46
DDR_B_D47	157	D47
DDR_B_D48	167	D48
DDR_B_D49	159	D49
DDR_B_D50	159	D50
DDR_B_D51	175	D51
DDR_B_D52	175	D52
DDR_B_D53	158	D53
DDR_B_D54	174	D54
DDR_B_D55	168	D55
DDR_B_D56	176	D56
DDR_B_D57	181	D57
DDR_B_D58	189	D58
DDR_B_D59	189	D59
DDR_B_D60	180	D60
DDR_B_D61	182	D61
DDR_B_D62	194	D62
DDR_B_D63	194	D63
DDR_B_DQS#0	11	DQS#0
DDR_B_DQS#1	29	DQS#1
DDR_B_DQS#2	49	DQS#2
DDR_B_DQS#3	88	DQS#3
DDR_B_DQS#4	141	DQS#4
DDR_B_DQS#5	146	DQS#5
DDR_B_DQS#6	167	DQS#6
DDR_B_DQS#7	186	DQS#7
DDR_B_DQS#0	13	DQS#0
DDR_B_DQS#1	31	DQS#1
DDR_B_DQS#2	61	DQS#2
DDR_B_DQS#3	70	DQS#3
DDR_B_DQS#4	131	DQS#4
DDR_B_DQS#5	139	DQS#5
DDR_B_DQS#6	169	DQS#6
DDR_B_DQS#7	188	DQS#7
M_ODT2	114	ODT0
M_ODT3	114	ODT1
	1	VREF
	1	VSS
C529		
SC2DZU16V15ZY-2GP		
Mx5	202	
		GND
		MH1

DDR2 (20x)


HDMI I/F & CONNECTOR





CRT I/F & CONNECTOR



Layout Note:
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Hsync & Vsync level shift




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		CRT Connector	
Size A3	Document Number	Hawke-Intel	
Date: Saturday, April 21, 2007	Sheet 17 of 55	Rev	SA




CAMERA Power




Mic Power



INVERTER POWER





LCD POWER




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		LCD/Inverter/Camera	
Size A3	Document Number	Hawke-Intel	Rev SA
Date: Saturday, April 21, 2007	Sheet 18	of 55	







SATA HD Connector




CD-ROM Connector



To Left I/O Baord



USB POWER



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			HD/CDROM/Left I/O
Size	Document Number	Rev	
A3		SA	
Date:	Saturday, April 21, 2007	Sheet	23 of 55




RJ45 Connector

10/100M Lan Transformer




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.






Yellow LED:TX/RX
Orange LED:Speed 100
Green LED:Speed 10

NEWCARD Connector

Place them Near to Chip




Place them Near to Connector



Test circuit

Use Card and No Card

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAN connector/NEW CARD		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date:	Saturday, April 21, 2007	Sheet 27 of 55

Mini Card Connector 2(802.11a/b/g)



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD CONN 1Size
A3

Document Number

Hawke-Intel

SA



Date: Saturday, April 21, 2007

Sheet 28 of



5


Mini Card Connector

Mini Card Connector 2(WWAN)




Mini Card Connector 3(Robson/BT)







To Hall Switch




CAPACITY BUTTON




Biometric Connector




Switch Board



CIR



Bluetooth Module conn.








<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		SPI/SNIFFER/CIR/BT/Biometric	
Size	Document Number	Rev	
A3		SA	
Date: Saturday, April 21, 2007		Sheet	30 of 55



Inbond WPC8763L		Rev
Lawke-Intel		SA
Sheet	33	of 55



To Right I/O Board



Internal KeyBoard Connector



LED NAME ACTIVE SIGNAL


Power Button LED	PWR_BTN_LED
Instant Power Button LED	INST_ON_LED
WLAN LED	WLAN_LED_TEST (from KBC)
	WLAN_LED# (from Mini)
Bluetooth LED	BT_ACT_WPAN# (from Mini)
	BT_ACT_K# (from BT)
NUM LED	NUM_LED (from KBC)
SCRLK LED	SCRLK_LED (from KBC)
CAPS LED	CAP_LED (from KBC)

Power & Suspend LED	PWRLED (from KBC)
HDD LED	SATA_LED# (from ICH)
Battery LED	BATFULL_LED (from KBC)
	CHARGE_LED (from KBC)


LED Board

Main Board


TouchPad Connector




Power & Suspend LED



Battery LED



HDD LED




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	KeyBoard/Touchpad		
Size	Document Number	Rev	SA
A3			
Date: Saturday, April 21, 2007	Sheet 36	of 55	

Adapter In


23 JACK_PSID_2 <<>>






Reserved for EMI



This cap should be used only as last resort for EMI suppression.



Batt Connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
AD/BATT CONN			SA
Size A3	Document Number	Hawke-Intel	
Date: Saturday, April 21, 2007	Sheet 37	of	55


Place close to phase 1 choke

5 CPU_PROCHOT#



470K / 0402 size

If NTC=330Kohm, R10=8.66K




When test without cpu,
R33 & R34 change to 0 ohms


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DC-DC VCCCPUCORE 1/2			
Size	Document Number	Rev	
A3	Hawke-Intel	SA	
Date: Saturday, April 21, 2007		Sheet 40	of 55





Iomax=47A



If VCC_SENSE and VSS_SENSE pins have pulled
 resistors to VCC_CORE_S0
 ==> Remove R44/R45/R46/R47.


<Core Design>






Title			
DC/DC 1D8V(ISL6268)			
Size A3	Document Number		Rev SA
Hawke-Intel			
Date:	Saturday, April 21, 2007	Sheet 43 of	55


1D5V_SB



SSID = PWR.Plane.Regulator_0.9V




1D25V




<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DC to DC 1D5V / 0D9V /1D25V	
Size A3	Document Number
Hawke-Intel	
Date: Saturday, April 21, 2007	Sheet 44 of 55









3GIO_PADCFG[3:0]	Notes
0000	Desktop (Default)
0001	Mobile1 Recommended for NV43/NV44/G7
0010	Mobile2 NV42
0011	Mobile3
0100	Reserved
0101...1110	Reserved
1111	Reserved





TXP	Reserved
ROMTYPE[1:0]	
00	Parallel
01	Serial AT25F
10	Serial SST45VF
11	LPC





SUB_VENDOR		PCI_IORAR	
0	No vedio BIOS ROM	0	Disabled
1	BIOS ROM is present	1	Enabled

RAM_CFG[3:0]	MIOBD0	Infineon 8MX32	0101
		DDR3 1.8V	
	MIOBD1	HyNix 8MX32	0111
		DDR3 1.8V	
	MIOBD8	Samsung 8MX32	0110
		DDR3 1.8V	
	MIOBD9	Infineon 16MX32	0001
		DDR3 1.8V	
		HyNix 16MX32	0010
		DDR3 1.8V	
	Samsung 16MX32	0011	
	DDR3 1.8V		












ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

