Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Selecting NAND or NOR implementation

Status
Not open for further replies.
sridhara

sridhara

Member level 4
Member level 4
Joined
May 2, 2006
Messages
68
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Visit site
Activity points
1,782
hey why do we go for sop implementation rather than pos...
is it because using NAND gates rather than NOR gates...
 

nand vs. nor implementation cmos

yes... we prefer to use the nand implementation...
its because the nor gates can be slower compared to the nand gates...
in cmos tech the nor gate has two pmos in series making it slower
due to the poor mobility of the holes...
however the two pmos are in parallel in nand gate...
which doesn that much slow down the operation of nand gate....
 

    sridhara

    sridhara

    Points: 2
    Helpful Answer Positive Rating
nand vs nor

Also, NAND layout takes up a smaller area compared to NOR because of the size difference between NMOS and PMOS transistors.
 

speed area nand vs nor gates

yes we prefer sop implementation only because it requires nand gate. in the nand gate two pmos are in parallel while in the nor gate the two pmos are in series. so the latter case leads to delays because of the low mobility of the holes. and to match the speed of operation of pmos with the nmos the size of the pmos has to be increased. this requires more silicon area which again leads to more cost.
 
  • Like
Reactions: aida

    A

    aida

    Points: 2
    Helpful Answer Positive Rating
why do we prefer nmos nor over nmos nand?

Yes That is correct. We used sop becos we prefer NAND. SO the cause is due to implementation.
 

when to use nand rather nor

why pmos has lesser mobility....?
 

    sridhara

    sridhara

    Points: 2
    Helpful Answer Positive Rating
nand and nor implementation

responding to ur question lordsathish; u should be familiar with device level operation.


For P-chanel effective carriers are holes; which represents an empty space in atom. An electron occubies this empty space leaving a hole, the same occurs for this empty hole.This results in an effective hole movement across semiconductor.
Finally, whick do u think is faster looking for an empty space to fill; in p cannel case;where electrons are a minority,or motion of electrons in case of an n-channel.

hope ur point is clarified
 

nand vs and gate

HEy , for ur post

yes... we prefer to use the nand implementation...
its because the nor gates can be slower compared to the nand gates...
in cmos tech the nor gate has two pmos in series making it slower
due to the poor mobility of the holes...
however the two pmos are in parallel in nand gate...
which doesn that much slow down the operation of nand gate....

Whether the operation (slower r faster) does depend on inputs u give it to it????
 

    sridhara

    sridhara

    Points: 2
    Helpful Answer Positive Rating
why we prefer to use nand nor instead of or and

why pmos has lower mobility....
 

    sridhara

    sridhara

    Points: 2
    Helpful Answer Positive Rating
why nand gate is more prefer than nor

why pmos has lower mobility....

I think u had the reply already.. That reply is satisfactory...
 

    sridhara

    sridhara

    Points: 2
    Helpful Answer Positive Rating
cmos nand vs nor

because the nor gates can be slower compared to the nand gates
 

Re: NAND vs NOR

Holes have more mass than electrons... isnt this the reason for hole poor mobility...
 

    sridhara

    sridhara

    Points: 2
    Helpful Answer Positive Rating
Re: NAND vs NOR

The Diffusion constant for holes is always less than that of electrons..
(For diffusion constant definition , u can refer Electronic Devices by Millman, book)

I think this plays a role in having holes less mobility than Electrons...

What other views possible???....


Venkatesan.s
 

Re: NAND vs NOR

The Diffusion constant for holes is always less than that of electrons..
(For diffusion constant definition , u can refer Electronic Devices by Millman, book)

I think this plays a role in having holes less mobility than Electrons...

What other views possible???....
 

Re: NAND vs NOR

The reason why Nand gate is considered is that the area of Nor is more than Nand, also its capacitance is more than Nand. More Capacitance therefore more Silicon required therefore more cost and NRE becomes more also it can cause TTM to be a bit longer.

Usually in some Designs designers sometime disable the Nor functions...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top