bitblue
Newbie level 3

Hi friends,
I wanna ask a question about the design of USB2.0 Phy. We know that the USB Phy can sample the 480Mb/s (high speed mode) and the 12Mb/s (full speed mode) serial data using two CDR circuits, and the the recoverred data rate has not been changed out of the CDR circuits. Then the 480Mb/s data flow into the elastic buffer to cross different timing domain. My question is what the clock operating frequency of the high speed data in the decoder, deserilizator? what about the full speed mode? because the 8bit-parallel data output's frequency is 60MHz, whether the decoder..'s is also 60Mhz.
Thanks for help in advance
I wanna ask a question about the design of USB2.0 Phy. We know that the USB Phy can sample the 480Mb/s (high speed mode) and the 12Mb/s (full speed mode) serial data using two CDR circuits, and the the recoverred data rate has not been changed out of the CDR circuits. Then the 480Mb/s data flow into the elastic buffer to cross different timing domain. My question is what the clock operating frequency of the high speed data in the decoder, deserilizator? what about the full speed mode? because the 8bit-parallel data output's frequency is 60MHz, whether the decoder..'s is also 60Mhz.
Thanks for help in advance