raghava
Member level 2
Hi all,
Could you tell me how to include a header (.h) file in VHDL.
In verilog we does like this.
entity X
end entity;
`include "rtl/def_HarrisCorner.h"
How it will achieved in VHDL module. And where exactly it will be done the VHDL file.
Any help is appreciated.
Regards
Could you tell me how to include a header (.h) file in VHDL.
In verilog we does like this.
entity X
end entity;
`include "rtl/def_HarrisCorner.h"
How it will achieved in VHDL module. And where exactly it will be done the VHDL file.
Any help is appreciated.
Regards