Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

pre and post-layout simulation

Status
Not open for further replies.
B

balasub

Member level 1
Member level 1
Joined
May 15, 2007
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,503
pre layout simulation

How is pre layout simulation and post layout simulations different?

Also how are they different from functional verification?
 

pre-layout simulation

Pre-layout simulation is the one you use to check if your gate-level netlist (right after Synthesis) is functionally correct.but the post layout simulation "no longer in use" was to check that the gate-level netlist is still functionally equivalent the pre-layout one because you have added the clock tree, buffers,scan chains etc..

In today's physical design flow, designers use functional verification as a way to check that the circuit function is right after synthesis.it uses mathematical formulations rather that dynamic simulation.it is much faster and more mature now.
they also use the STA "statical timing analysis" to compensate the fact that functional verification can't check timing of the circuit....
 

layout simulation

mahmoudgazzar said:
Pre-layout simulation is the one you use to check if your gate-level netlist (right after Synthesis) is functionally correct.but the post layout simulation "no longer in use" was to check that the gate-level netlist is still functionally equivalent the pre-layout one because you have added the clock tree, buffers,scan chains etc..

In today's physical design flow, designers use functional verification as a way to check that the circuit function is right after synthesis.it uses mathematical formulations rather that dynamic simulation.it is much faster and more mature now.
they also use the STA "statical timing analysis" to compensate the fact that functional verification can't check timing of the circuit....
Click to expand...

Actually even today several high end chips do significant post-layout simulation as the STA and formal equiv checking miss issues in areas of:

1. Asynchronous boundaries
2. Multiple clock domains

etc. We infact have a half-a-day workshop focusing exclusively on this topic and has been attended in the past by folks from TI etc.

Regards
Ajeetha, CVC
Next SV course starting in Feb 09 end. See:
https://sv-verif.blogspot.com for details
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top