Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synthesis clock frequency

Status
Not open for further replies.
A

Anuvesh

Newbie level 6
Joined
Mar 6, 2010
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
andrapradesh
Activity points
1,349
hi friends,

At the time of synthesis, if i am given any clock constraint in SDC then it is synthesisable or not ??

if synthesis is done which clock frequency it ll consider ??


please can any one clear my doubt.
 

It will just transform the rtl into gate, without trying to reach any timing constraint.
This usage is mainly to check the rtl code.
 

sorry,, if i don't have any clock constraint in my SDC then what happens???

what frequency it ll consider at the time of synthesis STA..??
 

As there is no constraint defined in the tool to synthesize ,it will not synthesize for best frequency..chk the synthesize report I think it will give the max operating frequency..
 

chk your report,somewhere it will be mentioned,...Since there is no Constantin tool will not synthesize for best frequency.
 

unless until u give some constraint to any toll, it will not synthesize for better condition and it will choose easiest paths to complete tasks..
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top