Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I design a 1/5 rate clock and data recovery (CDR) , and I have designed a behavior model with verilog-A.
But I have no idea how to plot jitter tolerance to verify the specification.
The papers I research mentioned can use a checker to check the recovered data and PRBS data to get bit error...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
