Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How to resolve timing for the clock mesh based clk tree as a whole. Can we just create a single lib from the clock source to the mesh network shorted connection? or can we do custom lib for each buffers. But I'm afraid this will affect the skew number.
Any input in this matter is welcomed...
Good news. I managed to create the no change arcs. I did manual comparison of the fsdb's. ULVT has glitch at the output. Needed some additional commands to check for glitch threshold. Usually If not explicitly defined it will follow the logic threshold. For some reason, it did not work in this...
Thanks for the inside. I have tried manually inducing using AUS function, which creates signal per say. I managed to get some numbers but the measurement was off by a lot. So, I need to get the stimulus correct first. By the way, if I set a separate glitch threshold, higher than the logics, do...
I'm using siliconsmart/primelib. Not facing error per say, but I'm unable to induce the same arcs for a similar clock gating cell with different VT's. LVT version was able to recognize the no_change arc which enables the measurement for setup/hold time. However, the same command fails to create...
Trying to characterize a clock gating AND gate. Facing issue to get induce the arcs automatically to get the setup/hold time for the ULVT version of the cell. Other VT's does not encounter the issue. I know that lower VT means less delay the constraint margins will tighter. But how can I verify...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
