Rules | Recent posts | topic RSS | Search | Register  | Log in

LVDS DRIVER layout

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
ssuchitav



Joined: 12 Jun 2006
Posts: 25
Post28 Aug 2008 17:33   LVDS DRIVER layout
Hi!

What are the points to be taken care while doing LVDSTX driver layout? Any constraints coming from DSM processes on this?

Thanks in advance.
Back to top
rfsystem



Joined: 25 Feb 2002
Posts: 798
Helped: 85
Post28 Aug 2008 18:39   Re: LVDS DRIVER layout
LVDS is specified for 2.5-3.3V

So you need thick oxide devices and level translators for anything below 250nm.

There is also voltage scalable LVDS with double termination. It avoid the NMOS+PMOS differential receiver at receive side and also have lower power.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap